2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS645A - AUGUST 2000 - REVISED OCTOBER 2000

 Spread Spectrum Clock Compatible Operating Frequency: 60 to 200 MHz Low Jitter (cyc-cyc): ±75 ps Distributes One Differential Clock Input to Ten Differential Outputs Three-State Outputs When the Input Differential Clocks Are <20 MHz Operates From Dual 2.5-V Supplies Consumes < 200-μA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks AVDD [16 33] FBIN Used cription The CDCV857 is a high-performance low-skew Operating Frequency: 60 to 200 MHz VDDQ [18 44] Y6 Y6 Y6 Y6 The CDCV857 is a high-performance low-skew GND [7 42] GND Y7 42 [GND [7 42] GND [7	•	Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications	DGG PACKAGE (TOP VIEW)				
 Operating Frequency: 60 to 200 MHz Low Jitter (cyc-cyc): ±75 ps Distributes One Differential Clock Input to Ten Differential Outputs Three-State Outputs When the Input Differential Clocks Are <20 MHz Operates From Dual 2.5-V Supplies 48-Pin TSSOP Package Consumes < 200-μA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks Operates From Dual 2.5-V Supplies AVDD [15 34] VDDQ PWRDWN External Feedback PIN (FBIN, FBIN) Are CLK [13 36] FBIN Input Clocks Openates From Dual 2.5-V Supplies Openates			· — 4 ·	P —			
 Low Jitter (cyc−cyc): ±75 ps Distributes One Differential Clock Input to Ten Differential Outputs Three-State Outputs When the Input Differential Clocks Are <20 MHz Operates From Dual 2.5-V Supplies 48-Pin TSSOP Package Consumes < 200-µA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks Agno	•		4	E			
 Distributes One Differential Clock Input to Ten Differential Outputs Three-State Outputs When the Input Differential Clocks Are <20 MHz Operates From Dual 2.5-V Supplies 48-Pin TSSOP Package Consumes < 200-μA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks Obag 1			· · · · · · · · · · · · · · · · · · ·	. Д			
Ten Differential Outputs Three-State Outputs When the Input Differential Clocks Are <20 MHz Operates From Dual 2.5-V Supplies 48-Pin TSSOP Package Consumes < 200-μA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks The CDCV857 is a high-performance, low-skew VI				F			
 Three-State Outputs When the Input Differential Clocks Are <20 MHz Operates From Dual 2.5-V Supplies 48-Pin TSSOP Package Consumes < 200-μA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks VDDQ 1 15 34 VDDQ 15 36 FBIN WDDQ 15 36 FBIN The CDCV857 is a high-performance low-skew The CDCV857 is a high-performance low-skew 			4 °	P —			
Differential Clocks Are <20 MHz Operates From Dual 2.5-V Supplies 48-Pin TSSOP Package Consumes < 200-μA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks Consumes < 200-μΑ Quiescent Current AGND AGND AGND FBIN The CDCV857 is a high-performance low-skew GND 8 41 GND 9 40 Y77 10 39 Y77 11 38 VDDQ 11 37 FBIN 12 37 FBIN 13 36 FBIN 14 35 FBIN 15 34 VDDQ 16 33 FBOUT 17 32 FBOUT	_	•	4 '	- Ρ			
 Operates From Dual 2.5-V Supplies 48-Pin TSSOP Package Consumes < 200-μA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks Used to Synchronize the Outputs to the Input Clocks AVDQ	•	•	4	- μ			
Φ Operates From Dual 2.3-V Supplies Y2 10 39 Y7 • 48-Pin TSSOP Package VDDQ 11 38 VDDQ • Consumes < 200-μA Quiescent Current VDDQ 12 37 PWRDWN • External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks CLK 13 36 FBIN Input Clocks VDDQ 15 34 VDDQ 4VDD 16 33 FBOUT AVDD 17 32 FBOUT The CDCV857 is a high-performance low-skew GND 18 31 GND			4	<u>μ</u>			
 48-Pin TSSOP Package Consumes < 200-μA Quiescent Current External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks CLK 13	•	Operates From Dual 2.5-V Supplies	- 4	Ρ			
• Consumes < 200-μA Quiescent Current • External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks • CLK 13	•	48-Pin TSSOP Package	4	P			
● External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks VDDQ	•	Consumes < 200-µA Quiescent Current					
Used to Synchronize the Outputs to the Input Clocks CLK 14 35 FBIN 15 34 V _{DDQ} 16 33 FBOUT 16 33 FBOUT 17 32 FBOUT 17 32 FBOUT 18 31 GND	•	External Feedback PIN (FBIN, FBIN) Are		r			
Input Clocks VDDQ 15 34 VDDQ description AVDD 16 33 FBOUT AGND 17 32 FBOUT The CDCV857 is a high-performance, low-skew GND 18 31 GND			9	P			
description AVDD 1 16 33 FBOUT AGND 1 17 32 FBOUT The CDCV857 is a high-performance low-skew GND 18 31 GND		·	4	- μ			
The CDCV857 is a high-performance low-skew AGND [17 32] FBOUT GND [18 31] GND		·					
The CDCV657 is a night-benormance low-skew — 9 — 9	desc	ription		32 ∏ FBOUT			
The obovoor is a high-performance, low-skew,		The CDCV857 is a high-performance low-skew	GND 🛚 18	31 [] GND			
low-jitter zero delay buffer that distributes a			<u>√3</u> 19	30 🛭 🔀			
differential clock input pair (CLK CLK) to ten		·	Y3 🗍 20	₽			
differential pairs of clock outputs (Y[0:9], Y[0:9])			V _{DDQ} [21				
and one differential pair of feedback clock output Y4 1 22 27 1 Y9			Y4 🚺 22	27 🛮 Y9			

power input (AVDD). When PWRDWN is high, the outputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to high impedance state (3-state), and the PLL is shut down (low power mode). The device also enters this low power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit will detect the low frequency condition and after applying a >20 MHz input signal this detection circuit turns on the PLL again and enables the outputs.

When AV_{DD} is strapped low, the PLL is turned off and bypassed for test purposes. The CDCV857 is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV857 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV857 is characterized for operation from 0°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



25 | GND


(FBOUT, FBOUT). The clock outputs are

controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN, FBIN), and the analog

FUNCTION TABLE (Select Functions)

	INPUTS	3			OU ⁻		PLL	
AV _{DD}	PWRDWN	CLK	CLK	Y[0:9]	Y[0:9]	FBOUT	FBOUT	
GND	Н	L	Н	L	Н	L	Н	Bypassed/Off
GND	Н	Н	L	Н	L	Н	L	Bypassed/Off
Х	L	L	Н	Z	Z	Z	Z	Off
Х	L	Н	L	Z	Z	Z	Z	Off
2.5 V (nom)	Н	L	Н	L	Н	L	Н	On
2.5 V (nom)	Н	Н	L	Н	L	Н	L	On
2.5 V (nom)	Х	<20 MHz	<20 MHz	Z	Z	Z	Z	Off

functional block diagram





Terminal Functions

TERMIN	IAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	17		Ground for 2.5-V analog supply
AV_{DD}	16		2.5-V Analog supply
CLK, CLK	13, 14	I	Differential clock input
FBIN, FBIN	35, 36	I	Feedback differential clock input
FBOUT, FBOUT	32, 33	0	Feedback differential clock output
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48		Ground
PWRDWN	37	I	Output enable for Y and \overline{Y}
V _{DDQ}	4, 11, 12, 15, 21, 28, 34, 38, 45		2.5-V Supply
Y[0:9]	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	0	Buffered output copies of input clock, CLK
Y[0:9]	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	0	Buffered output copies of input clock, CLK

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{DDQ} , AV _{DD}	0.5 V to 3.6 V
Input voltage range, V _I (see Notes 1 and 2)	–0.5 V to V _{DDQ} 0.5 V
Output voltage range, VO (see Notes 1 and 2)	–0.5 V to V _{DDQ} 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DDQ}$)	±50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DDQ}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	±50 mA
Continuous current to GND or V _{DDQ}	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	89°C/W
Storage temperature range T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	TYP	MAX	UNIT
Supply voltage, V _{DDQ} , AV _{DD}			2.3		2.7	V
Low level input veltage. Ve.	CLK,	CLK, FBIN, FBIN			V _{DDQ} /2 – 0.18	V
Low level input voltage, V _{IL}	PWR	DWN	-0.3		0.7	V
High level input voltage, VIH	CLK,	CLK, FBIN, FBIN	V _{DDQ} /2 + 0.18			V
Trigit level input voitage, v _{IH}	PWR	DWN	1.7		V _{DDQ} + 0.3	V
DC input signal voltage (see Note 5)	nput signal voltage (see Note 5)					V
Differential input signal voltage, V _{ID} (see Note 6)	DC	CLK, FBIN	0.36		V _{DDQ} + 0.6	V
Differential input signal voltage, VID (see Note 6)	AC	CLK, FBIN	0.7		V _{DDQ} + 0.6	V
Output differential cross-voltage, VOX (see Note 7)			V _{DDQ} /2 – 0.2	V _{DDQ} /2	$V_{DDQ}/2 + 0.2$	V
Input differential pair cross-voltage, V _{IX} (see Note 7))		V _{DDQ} /2 – 0.2		$V_{DDQ}/2 + 0.2$	V
High-level output current, IOH					-12	mA
Low-level output current, IOL			12	mA		
Input slew rate, SR	1	·	4	V/ns		
Operating free-air temperature, TA			0		85	°C

NOTES: 4. Unused inputs must be held high or low to prevent them from floating.

- 5. DC input signal voltage specifies the allowable dc execution of differential input.
- 6. Differential input signal voltage specifies the differential voltage |VTR VCP| required for switching, where VTR is the true input level and VCP is the complementary input level.
- 7. Differential cross-point voltage is expected to track variations of VCC and is the voltage at which the differential signals must be crossing.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP†	MAX	UNIT
VIK	Input voltage	All inputs	$V_{DDQ} = 2.3 V,$	I _I = -18 mA			-1.2	V
Vari	High-level output voltage		V _{DDQ} = min to ma	x, I _{OH} = -1 mA	V _{DDQ} - 0.1			V
VOH	riigii-ievei outp	ut voitage	$V_{DDQ} = 2.3 V,$	$I_{OH} = -12 \text{ mA}$	1.7			V
Voi	VOI Low-level output voltage		V _{DDQ} = min to ma			0.1	V	
VOL	Low-level outpo	it voitage	$V_{DDQ} = 2.3 V,$	$I_{OL} = 12 \text{ mA}$			0.6	V
ІОН	High-level outp	ut current	$V_{DDQ} = 2.3 V$	V _O = 1 V	-18	-32		mA
lOL	Low-level outpu	ıt current	$V_{DDQ} = 2.3 V$	V _O = 1.2 V	26	35		mA
VO	Output voltage	swing	Differential outputs	are terminated with	1.1		V _{DDQ} - 0.4	
Vox	Output different cross-voltage§	ial	120 Ω	are terrimiated with	V _{DDQ} /2 – 0.2	V _{DDQ} /2	V _{DDQ} /2 + 0.2	V
Ι _Ι	Input current		$V_{DDQ} = 2.7 V$	V _I = 0 V to 2.7 V			±10	μΑ
IOZ	High-impedanc output current	e-state	V _{DDQ} = 2.7 V,	V _O = V _{DDQ} or GND			±10	μΑ
I _{DDPD}	Power down cu V _{DDQ} + AV _{DD}		CLK and $\overline{\text{CLK}} = 0 \text{ N}$ Σ of IDD and AIDD	$MHz; \overline{PWRDWN} = Low;$		100	200	μΑ
			all outputs loaded	f _O = 200 MHz		275	330	
IDD	Dynamic currer	it on vDDQ	as shown in Figure 3	f _O = 167 MHz		250	300	mA
A1	Cumply oursent	on A\/	f _O = 200 MHz		10	12	mA	
AIDD	Supply current	OU WADD	f _O = 167 MHz		8	10	IIIA	
Cl	Input capacitan	се	V _{CC} = 2.5 V	V _I = V _{CC} or GND	2	2.5	3	pF
CO	Output capacita	nce	V _{CC} = 2.5 V	$V_O = V_{CC}$ or GND	2.5	3	3.5	pF

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
forc	Operating clock frequency	60	200	MHz
fCK	Application clock frequency	60	200	IVITIZ
	Input clock duty cycle	40%	60%	
	Stabilization time¶ (PLL mode)		10	μs
	Stabilization time¶ (Bypass mode)		30	ns

[¶] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



[†] All typical values are at respective nominal V_{DDQ} . ‡ The value of V_{OC} is expected to be |VTR + VCP|/2. In case of each clock directly terminated by a 120- Ω resistor, where VTR is the true input signal voltage and VCP is the complementary input signal voltage.

[§] Differential cross-point voltage is expected to track variations of VDDQ and is the voltage at which the differential signals must be crossing.

switching characteristics

	PARAMETER	TES	ST CONDITIONS	MIN T	YP [†] MAX	UNIT	
t _{PLH} ‡	Low to high level propagation delay time	Test mod	e/CLK to any output		ns		
t _{PHL} ‡	High-to low level propagation delay time	Test mod	e/CLK to any output		4.5	ns	
4	litter (newical) Con Figure C	66 MHz		-90	90	ps	
^t jit(per) [§]	Jitter (period), See Figure 6	100/133/	167/200 MHz	-75	75	ps	
4	litter (evale to evale). See Figure 2	66 MHz		-180	180		
^t jit(cc) [§]	Jitter (cycle-to-cycle), See Figure 3	100/133/	167/200 MHz	-75	75	ps	
	Half assist Star Cos Figure 7			-160	160		
^t jit(hper) [§]	Half-period jitter, See Figure 7	100/133/	167/200 MHz	-100	100	ps	
tslr(i)	Input clock slew rate, See Figure 8			1	4	V/ns	
tslr(o)	Output clock slew rate, See Figure 8			1	2	V/ns	
			66 MHz	-180	180)	
		SSC off	100/133 MHz	-130	130	ps	
8	Dynamic phase offset (this includes jitter), See		167/200 MHz	-90	90		
^t d(Ø) [§]	Figure 4(b)		66 MHz	-230	230		
		SSC on	100/133 MHz	-170	170		
			167/200 MHz	-100	100		
	Station bear offert Con Figure 4/p)	66/100/13	66/100/133/167 MHz		100		
^t (Ø)	Static phase offset, See Figure 4(a)	200 MHz		-150	50	ps	
tsk ₍₀₎ ¶	Output skew, See Figure 5				75	ps	
tr, tf	Output rise and fall times (20% – 80%)	Load: 120) Ω/14 pF	650	900	ps	

[†] All typical values are at a respective nominal V_{DDQ}. ‡ Refers to transition of noninverting output.

[§] This parameter is assured by design but can not be 100% production tested.

 $[\]P$ All differential output pins are terminated with 120 $\Omega/14$ pF.

PARAMETER MEASUREMENT INFORMATION





Figure 1. IBIS Model Output Load (used for slew rate measurement)



NOTE: V(TT)= GND

Figure 2. Output Load Test Circuit






Figure 3. Cycle-to-Cycle Jitter

PARAMETER MEASUREMENT INFORMATION



(N is a large number of samples)

(a) Static Phase Offset



(b) Dynamic Phase Offset

Figure 4. Phase Offset




Figure 5. Output Skew

PARAMETER MEASUREMENT INFORMATION





Figure 6. Period Jitter



$$t_{jit(hper)} = t_{(hper_n)} \frac{1}{2xf_0}$$

Figure 7. Half-Period Jitter





Figure 8. Input and Output Slew Rates

MECHANICAL DATA

DGG (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153







om 13-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDCV857DGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDCV857DGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDCV857DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDCV857DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV857DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV857DGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mamt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated