

## 2A, 17V Current Mode Synchronous Step-Down Converter

### General Description

The RT6296E is a high-efficiency, 2A current mode synchronous step-down DC/DC converter with a wide input voltage range from 6V to 17V. The device integrates 100mΩ high-side and 40mΩ low-side MOSFETs to achieve high efficiency conversion. The current mode control architecture supports fast transient response and internal compensation. A cycle-by-cycle current limit function provides protection against shorted output. The RT6296E provides complete protection functions such as input under-voltage lockout, output under-voltage protection, over-current protection, and thermal shutdown. The RT6296E is available in the TSOT-23-8 (FC) package.

### Ordering Information

RT6296E □□

- Package Type  
J8F : TSOT-23-8 (FC)
- Lead Plating System  
G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


### Features

- 6V to 17V Input Voltage Range
- 2A Output Current
- Internal N-Channel MOSFETs
- Current Mode Control
- Fixed Switching Frequency : 800kHz
- Cycle-by-Cycle Current Limit
- TTH Power-Save Mode
- External Soft-Start Function
- Input Under-Voltage Lockout
- Output Under-Voltage Protection
- Thermal Shutdown

### Applications

- Industrial and Commercial Low Power Systems
- Computer Peripherals
- LCD Monitors and TVs
- Set-top Boxes


### Marking Information




0C= : Product Code

DNN : Date Code

### Simplified Application Circuit




## Pin Configurations



## Functional Pin Description

Pin No.	Pin Name	Pin Function
1	TTH	Transition Threshold. Connect a resistor divider to let the RT6296E into power saving mode under light loads. Connect to PVCC to force RT6296E into CCM.
2	VIN	Power Input. Support 6V to 17V Input Voltage. Must bypass with a suitable large ceramic capacitor at this pin.
3	SW	Switch Node. Connect to external L-C filter.
4	GND	System Ground.
5	BOOT	Bootstrap Supply for High-Side Gate Driver. Connect a 0.1μF ceramic capacitor between the BOOT and SW pins.
6	SS	Soft-Start Control Input. SS control the soft-start period. Connect a capacitor from SS to GND to set the soft-start period.
7	PVCC	5V Bias Supply Output. Connect a minimum of 0.1μF capacitor to ground.
8	FB	Feedback Voltage Input. The pin is used to set the output voltage of the converter to regulate to the desired voltage via a resistive divider. Feedback reference = 0.8V.

## Function Block Diagram



## Operation

### Under Voltage Lockout Threshold

The IC includes an input Under Voltage Lockout Protection (UVLO). If the input voltage exceeds the UVLO rising threshold voltage (5.3V), the converter resets and prepares the PWM for operation. If the input voltage falls below the UVLO falling threshold voltage (4.2V) during normal operation, the device stops switching. The UVLO rising and falling threshold voltage includes a hysteresis to prevent noise caused reset.

### Internal Regulator

The internal regulator generates 5V power and drive internal circuit. When VIN is below 5V, PVCC will drop with VIN. A capacitor (>0.1µF) between PVCC and GND is required.

### Soft-Start Function

The RT6296E provides external soft-start function. The soft-start function is used to prevent large inrush current while converter is being powered-up. The soft-start timing can be programmed by the external capacitor between SS pin and GND. The Chip provides a 10.5µA charge current for the external capacitor.

### Over Current Protection

RT6296E provides cycle-by-cycle over current limit protection. When the inductor current peak value reaches current limit, IC will turn off High Side MOS to avoid over current.

### Under Voltage Protection (Hiccup Mode)

RT6296E provides Hiccup Mode of Under Voltage Protection (UVP). When the FB voltage drops below half of the feedback reference voltage,  $V_{FB}$ , the UVP function will be triggered and the IC will shut down for a period of time and then recover automatically. The Hiccup Mode of UVP can reduce input current in short-circuit conditions.

### Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at excessively high temperatures. When the junction temperature is higher than 150°C, the chip will shutdown the switching operation. The chip is automatically re-enabled when the junction temperature cools down by approximately 20°C.

## Absolute Maximum Ratings (Note 1)

- Supply Input Voltage,  $V_{IN}$  ----- -0.3V to 20V
- Switch Voltage,  $SW$  ----- -0.3V to  $V_{IN} + 0.3V$   
 $<20ns$  ----- -5V
- BOOT to SW,  $V_{BOOT} - SW$  ----- -0.3V to 6V (7V for  $< 10\mu s$ )
- Bias Supply Output,  $PVCC$  ----- -0.3V to 6V (7V for  $< 10\mu s$ )
- Other Pins ----- -0.3V to 6V
- Power Dissipation,  $P_D @ T_A = 25^\circ C$   
 TSOT-23-8 (FC) ----- 1.428W
- Package Thermal Resistance (Note 2)  
 TSOT-23-8 (FC),  $\theta_{JA}$  -----  $70^\circ C/W$   
 TSOT-23-8 (FC),  $\theta_{JC}$  -----  $15^\circ C/W$
- Lead Temperature (Soldering, 10 sec.) -----  $260^\circ C$
- Junction Temperature -----  $-40^\circ C$  to  $150^\circ C$
- Storage Temperature Range -----  $-65^\circ C$  to  $150^\circ C$
- ESD Susceptibility (Note 3)  
 HBM (Human Body Model) ----- 2kV

## Recommended Operating Conditions (Note 4)

- Supply Input Voltage,  $V_{IN}$  ----- 6V to 17V
- Junction Temperature Range -----  $-40^\circ C$  to  $125^\circ C$
- Ambient Temperature Range -----  $-40^\circ C$  to  $85^\circ C$

## Electrical Characteristics

( $V_{IN} = 12V$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Quiescent Current with no Load at DCDC Output			$V_{EN} = 2V$ , $V_{FB} = 1V$ , $TTH = 0.5V$	--	0.8	1	mA
Feedback Voltage		$V_{FB}$		0.799	0.807	0.815	V
Feedback Current		$I_{FB}$	$V_{FB} = 820mV$	--	10	50	nA
Switch On-Resistance	High-Side	$R_{DS(ON)H}$		--	100	--	m $\Omega$
	Low-Side	$R_{DS(ON)L}$		--	40	--	
Current Limit		$I_{LIM}$	Under 40% duty-cycle	3	4.5	--	A
Low-Side Switch Current Limit			From Drain to Source	--	2	--	A
Oscillation Frequency		$f_{OSC}$	$V_{FB} = 0.75V$	--	800	--	kHz
Fold-Back Frequency			$V_{FB} < 400mV$	--	125	--	kHz
Maximum Duty-Cycle		$D_{MAX}$	$V_{FB} = 0.7V$	87	92	--	%
Minimum On-Time		$t_{ON}$		--	60	--	ns
Input Under-Voltage Lockout Threshold	$V_{IN}$ Rising	$V_{UVLO}$	$V_{IN}$ Rising	4.9	5.3	5.85	V
	Hysteresis	$\Delta V_{UVLO}$		--	1.1	--	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
PVCC Regulator	V <sub>CC</sub>		--	5	--	V
PVCC Load Regulation	ΔV <sub>LOAD</sub>	I <sub>VCC</sub> = 5mA	--	3	--	%
Soft-Start Charge Current	I <sub>SS</sub>		7.6	10.5	13.4	μA
Thermal Shutdown Temperature	T <sub>SD</sub>		--	150	--	°C
Thermal Shutdown Hysteresis	ΔT <sub>SD</sub>		--	20	--	°C


**Note 1.** Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** θ<sub>JA</sub> is measured at T<sub>A</sub> = 25°C on a highly thermal conductive four-layer test board. θ<sub>JC</sub> is measured at the exposed pad of the package.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.

## Typical Application Circuit




Note : All input and output capacitance in the suggested parameter mean the effective capacitance. The effective capacitance needs to consider any De-rating Effect like DC Bias.

**Table 1. Suggested Component Values**


V <sub>OUT</sub> (V)	R <sub>1</sub> (kΩ)	R <sub>2</sub> (kΩ)	R <sub>5</sub> (kΩ)	C <sub>ff</sub> (pF)	C <sub>4</sub> (µF)	L <sub>1</sub> (µH)
1.0	20.5	84.5	49.9	22	44	2.2
3.3	40.2	13	8.2	22	44	4.7
5.0	40.2	7.68	8.2	22	44	4.7

Typical Operating Characteristics


Efficiency vs. Output Current




Output Voltage vs. Input Voltage




Reference Voltage vs. Temperature




Output Voltage vs. Output Current




UVLO Voltage vs. Temperature




Load Transient Response




### Output Ripple Voltage



### Power On from VIN



### Power Off from VIN





## Application Information

The RT6296E is a high voltage buck converter that can support the input voltage range from 4.5V to 17V and the input voltage range from 4.5V to 17V and the output current can be up to 3A.

### Output Voltage Selection

The resistive voltage divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 1.




Figure 1. Output Voltage Setting

For adjustable voltage mode, the output voltage is set by an external resistive voltage divider according to the following equation :

$$V_{OUT} = V_{FB} \left( 1 + \frac{R1}{R2} \right)$$

Where  $V_{FB}$  is the feedback reference voltage (0.807V typ.). Table 2 lists the recommended resistors value for common output voltages.

**Table 2. Recommended Resistors Value**

$V_{OUT}$ (V)	R1 (k $\Omega$ )	R2 (k $\Omega$ )	R5 (k $\Omega$ )
1.0	20.5	84.5	49.9
3.3	40.2	13	8.2
5.0	40.2	7.68	8.2

### External Bootstrap Diode

Connect a 100nF low ESR ceramic capacitor between the BOOT pin and SW pin. This capacitor provides the gate driver voltage for the high side MOSFET. It is recommended to add an external bootstrap diode between an external 5V and BOOT pin, as shown as Figure 2, for efficiency improvement when input voltage is lower than 5.5V or duty ratio is higher than 65% .The bootstrap diode can be a low cost one such as IN4148 or BAT54. The external 5V can be a 5V fixed input from system or a 5V output (PVCC) of the RT6296E.




Figure 2. External Bootstrap Diode

### The TTH Voltage setting

The TTH voltage is used to be change the transition threshold between power saving mode and CCM. Higher TTH voltage gets higher efficiency at light load condition but larger output ripple; a lower TTH voltage can improve output ripple but degrades efficiency during light load condition. A resistor divider from PVCC (5V) of RT6296E can help to build TTH voltage, as shown in Figure 3. It is recommended that TTH voltage should be less than 0.6V.




Figure 3. TTH Voltage Setting

### External Soft-Start Capacitor

RT6296E provides external soft-start function. The soft-start function is used to prevent large inrush current while converter is being powered-up. The soft-start timing can be programmed by the external capacitor ( $C_{SS}$ ) between SS pin and GND. The Chip provides a 11 $\mu$ A charge current ( $I_{SS}$ ) for the external capacitor. The soft-start time ( $t_{SS}$ ,  $V_{REF}$  is from 0V to 0.8V) can be calculated by the following formula :

$$t_{SS}(\text{ms}) = \frac{C_{SS}(\text{nF}) \times 1.3}{I_{SS}(\mu\text{A})}$$

## Inductor Selection

The inductor value and operating frequency determine the ripple current according to a specific input and output voltage. The ripple current  $\Delta I_L$  increases with higher  $V_{IN}$  and decreases with higher inductance.

$$\Delta I_L = \left( \frac{V_{OUT}}{f \times L} \right) \times \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. High frequency with small ripple current can achieve highest efficiency operation. However, it requires a large inductor to achieve this goal.

For the ripple current selection, the value of  $\Delta I_L = 0.3(I_{MAX})$  will be a reasonable starting point. The largest ripple current occurs at the highest  $V_{IN}$ . To guarantee that the ripple current stays below the specified maximum, the inductor value should be chosen according to the following equation:

$$L = \left( \frac{V_{OUT}}{f \times \Delta I_L(MAX)} \right) \times \left( 1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

The inductor's current rating (caused a 40°C temperature rising from 25°C ambient) should be greater than the maximum load current and its saturation current should be greater than the short circuit peak current limit.

## C<sub>IN</sub> and C<sub>OUT</sub> Selection

The input capacitance,  $C_{IN}$ , is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple current, a low ESR input capacitor sized for the maximum RMS current should be used. The RMS current is given by :

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief.

Choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. The selection of  $C_{OUT}$  is determined by the required Effective

Series Resistance (ESR) to minimize voltage ripple. Moreover, the amount of bulk capacitance is also a key for  $C_{OUT}$  selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section. The output ripple,  $\Delta V_{OUT}$ , is determined by :

$$\Delta V_{OUT} \leq \Delta I_L \times \left( ESR + \frac{1}{8fC_{OUT}} \right)$$

The output ripple will be highest at the maximum input voltage since  $\Delta I_L$  increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirement. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR value. However, it provides lower capacitance density than other types. Although Tantalum capacitors have the highest capacitance density, it is important to only use types that pass the surge test for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR. However, it can be used in cost-sensitive applications for ripple current rating and long term reliability considerations. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

## Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to

ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For TSOT-23-8 (FC) package, the thermal resistance,  $\theta_{JA}$ , is 70°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated by the following formula :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (70^\circ\text{C/W}) = 1.428\text{W for TSOT-23-8 (FC) package}$$

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 4 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 4. Derating Curve of Maximum Power Dissipation

**Layout Considerations**

For best performance of the RT6296E, the following layout guidelines must be strictly followed.

- ▶ Input capacitor must be placed as close to the IC as possible.
- ▶ SW should be connected to inductor by wide and short trace. Keep sensitive components away from this trace. Keep sensitive components away from this trace.
- ▶ Keep every trace connected to pin as wide as possible for improving thermal dissipation.





Figure 5. PCB Layout Guide

## Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
B	1.397	1.803	0.055	0.071
b	0.220	0.380	0.009	0.015
C	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.585	0.715	0.023	0.028
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

**TSOT-23-8 (FC) Surface Mount Package**

### Richtek Technology Corporation

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.