



QUAD 2-INPUT "NAND" GATE

MTTL I MC500/400 series

MC508 · MC558
MC408 · MC458



This device consists of four 2-input NAND gates. The four gates in a single package represent increased functional flexibility. For example, a dual set-reset flip-flop may be obtained if each pair of gates is externally cross-coupled.




Positive Logic: $3 = 1-2$
Negative Logic: $3 = \overline{1-2}$

Total Power Dissipation = 60 mW typ/pkg
Propagation Delay Time = 3 ns typ

TYPE NO.	INPUT LOADING FACTOR	(t_f)	OUTPUT DRIVE	(I_{OL})	TEMPERATURE RANGE
MC508	1	(-1.33 mA)	15 MC500 series Gates	(20 mA)	-55°C to +125°C
MC558			7 MC500 series Gates	(10 mA)	
MC408	1	(-1.66 mA)	12 MC400 series Gates	(20 mA)	0°C to +75°C
MC458			6 MC400 series Gates	(10 mA)	

SWITCHING TIME TEST CIRCUIT


VOLTAGE WAVEFORMS AND DEFINITIONS



MC508, MC558/MC408, MC458 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in a similar manner. Further, test procedures are shown for only one input of the gate being tested. The other input is tested in the same manner.



@ Test Temperature

-55°C
 $+25^{\circ}\text{C}$
 0°C
 $+25^{\circ}\text{C}$
 $+75^{\circ}\text{C}$

MC508, MC558
 MC508*, MC458
 MC408*, MC458

Characteristic	Symbol	MC508, MC558 Test Limits						MC408, MC458 Test Limits						TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:																				
		-55°C		$+25^{\circ}\text{C}$		$+75^{\circ}\text{C}$		-55°C		$+25^{\circ}\text{C}$		$+75^{\circ}\text{C}$		mA		Volts																		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	I_{OL}	I_{OH}	P_T^*	Std	V_{IH}	V_{IL}	V_{IN}	V_{OH}	V_{OL}	V_{CC}	V_{EE}	V_{INX}	V_{OXX}	V_{CCX}	V_{EEX}	Grade				
Input																																		
Forward Current	I_F	1	-1.33	-1.33	-1.33	-1.33	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	mA	-	-	-	-	2	2	2	2	2	2	2	2	2	2	2	2	2	2	1,10	
Leakage Current	I_R	1	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	μA	-	-	-	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2,10	
Inverse Beta Current	I_{β}	1	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	μA	-	-	-	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	10	
Breakdown Voltage	$BV_{IH}^{(1)}$	1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	Vdc	-	-	-	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	10		
Output																																		
Output Voltage	$V_{OH}^{(2)}$	3	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	Vdc	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	2,10	
Leakage Current	I_{OLK}	3	250	250	250	250	250	250	250	250	250	250	μA	-	-	-	-	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	10	
Short-Circuit Current	I_{SC}	3	-10	-45	-10	-45	-10	-45	-10	-45	-10	-45	mA	-	-	-	-	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	1,2,10	
Output Voltage	V_{OL}	3	0.40	0.40	0.40	0.40	0.40	0.40	0.40	0.40	0.40	0.40	Vdc	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	1,2,3,10	
Power Requirements																																		
(Total Device) Maximum Power Supply Current	I_{max}	4	-	-	-	-	-	-	-	-	-	-	mA	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1,5,6,10,12
Power Supply Drain	I_{DDH}	4	24	24	24	24	30	30	30	30	30	30	mA	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10
Switching Parameters																																		
Turn-On Delay	t_{pd}	1,3	-	-	-	-	-	-	-	-	-	-	ns	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1,3,8,10,12
Turn-Off Delay	t_{pd}^*	1,3	-	-	-	-	-	-	-	-	-	-	ns	1	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	10
Rise Time	t_r^*	1,3	-	-	-	-	-	-	-	-	-	-	ns	1	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	10
Fall Time	t_f^*	1,3	-	-	-	-	-	-	-	-	-	-	ns	1	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	10

* Pulse Fan-Out: Ground input to gates not under test; during ALL test; unless otherwise noted. The figure for all gates must be ungrounded.