

FEATURES

±15 kV ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow through pinout simplifies PCB layout 300 ps typical differential skew 400 ps maximum differential skew 1.7 ns maximum propagation delay 3.3 V power supply ±310 mV differential signaling Low power dissipation (10 mW typical) Interoperable with existing 5 V LVDS receivers High impedance on LVDS outputs on power-down Conforms to TIA/EIA-644 LVDS standards Industrial operating temperature range: −40°C to +85°C Available in surface-mount (SOIC) and low profile TSSOP package Qualified for automotive applications

APPLICATIONS

Backplane data transmission Cable data transmission Clock distribution

GENERAL DESCRIPTION

Th[e ADN4667](http://www.analog.com/ADN4667) is a quad, CMOS, low voltage differential signaling (LVDS) line driver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow through pinout for easy PCB layout and separation of input and output signals.

The device accepts low voltage TTL/CMOS logic signals and converts them to a differential current output of typically ±3.1 mA for driving a transmission medium such as a twisted pair cable. The transmitted signal develops a differential voltage of typically ±310 mV across a termination resistor at the receiving end. This is converted back to a TTL/CMOS logic level by an LVDS receiver, such as the [ADN4668.](http://www.analog.com/ADN4668)

3 V LVDS Quad CMOS Differential Line Driver

Data Sheet **[ADN4667](http://www.analog.com/ADN4667)**

FUNCTIONAL BLOCK DIAGRAM

The [ADN4667](http://www.analog.com/ADN4667) also offers active high and active low enable/ disable inputs (EN and EN). These inputs control all four drivers and turn off the current outputs in the disabled state to reduce the quiescent power consumption to typically 10 mW.

Th[e ADN4667](http://www.analog.com/ADN4667) and its companion LVDS receiver, the ADN4668, offer a new solution to high speed, point-to-point data transmission, and a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

$5/08$ —Rev. 0 to Rev. A

1/08-Revision 0: Initial Version

SPECIFICATIONS

 $V_{\rm CC}$ = 3.0 V to 3.6 V; R_L = 100 Ω; C_L = 15 pF to GND; all specifications T_{MIN} to T_{MAX}, unless otherwise noted. All typical values are given for $V_{\text{CC}} = +3.3 \text{ V}, T_A = +25 \text{°C}.$

¹ Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD}, ΔV_{OD}, and ΔV_{OS}. 2 The ADN4667 is a current mode device and functions within data sheet specifications only when a resistive load is applied to the driver outputs. Typical range is 90 Ω to 110 Ω.

³ Output short-circuit current (I_{OS}) is specified as magnitude only; minus sign indicates direction only.

AC CHARACTERISTICS

 V_{CC} = 3.0 V to 3.6 V; R_L = [1](#page-5-2)00 Ω; C_L¹ = 15 pF to GND; all specifications T_{MIN} to T_{MAX}, unless otherwise noted. All typical values are given for $V_{\text{CC}} = +3.3 \text{ V}, T_A = +25 \text{°C}.$

Table 2.

 1 C_L includes probe and jig capacitance.

 2 AC parameters are quaranteed by design and characterization.

³ Generator waveform for all tests unless otherwise specified: f = 50 MHz, Z_0 = 50 Ω , t_r ≤ 1 ns, and t_f ≤ 1 ns.

⁴ All input voltages are for one channel unless otherwise specified. Other inputs are set to GND.

 5 t_{SKD1} $=$ $|t_{\sf PRLD}-t_{\sf PRID}|$ is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the

same channel.

 $\frac{6}{15}$ ts the differential channel-to-channel skew of any event on the same device.

 7 t_{skD3}, differential part-to-part skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

 8 t_{skD4}, part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperatures and voltage ranges, and across process distribution. t_{SKD4} is defined as |maximum − minimum| differential propagation delay.

 9 f_{MAX} generator input conditions: t_r = t_f < 1 ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% to 55%, V_{oD} > 250 mV, all channels switching.

Test Circuits and Timing Diagrams

Figure 4. Driver Propagation Delay and Transition Time Waveforms

Figure 6. Driver Three-State Delay Waveforms

ADN4667 Data Sheet

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted.

Table 3.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 10. Output Short-Circuit Current vs. Power Supply Voltage

Figure 11. Output Three-State Current vs. Power Supply Voltage

Figure 13. Differential Output Voltage vs. Load Resistor

Data Sheet **ADN4667**

Figure 16. Power Supply Current vs. Power Supply Voltage

Figure 17. Power Supply Current vs. Ambient Temperature

Figure 19. Differential Propagation Delay vs. Ambient Temperature

THEORY OF OPERATION

The [ADN4667](http://www.analog.com/ADN4667) is a quad line driver for low voltage differential signaling. It takes a single-ended 3 V logic signal and converts it to a differential current output. The data can then be transmitted for considerable distances, over media such as a twisted pair cable or PCB backplane, to an LVDS receiver like the ADN4668, where it develops a voltage across a terminating resistor, R_T . This resistor is chosen to match the characteristic impedance of the medium, typically around 100 $Ω$. The differential voltage is detected by the receiver and converted back into a single-ended logic signal.

When D_{IN} is high (Logic 1), current flows out of the D_{OUT+} pin (current source) through RT and back into the D_{OUT−} pin (current sink). At the receiver, this current develops a positive differential voltage across R_T (with respect to the inverting input) and gives a Logic 1 at the receiver output. When D_{IN} is low, D_{OUT+} sinks current and D_{OUT−} sources current; a negative differential voltage across R_T gives a Logic 0 at the receiver output.

The output drive current is between ±2.5 mA and ±4.5 mA (typically \pm 3.1 mA), developing between \pm 250 mV and \pm 450 mV across a 100 Ω termination resistor. The received voltage is centered around the receiver offset of 1.2 V. Therefore, the noninverting receiver input is typically $(1.2 V + [310 mV/2]) = 1.355 V$, and the inverting receiver input is $(1.2 V - [310 mV/2]) = 1.045 V$ for Logic 1. For Logic 0, the inverting and noninverting output voltages are reversed. Note that because the differential voltage reverses polarity, the peak-to-peak voltage swing across R_T is twice the differential voltage.

Current mode drivers offer considerable advantages over voltage mode drivers such as RS-422 drivers. The operating current remains fairly constant with increased switching frequency, whereas that of voltage mode drivers increase exponentially in most cases. This is caused by the overlap as internal gates switch between high and low, which causes

currents to flow from the device power supply to ground. A current mode device simply reverses a constant current between its two outputs, with no significant overlap currents.

This is similar to emitter-coupled logic (ECL) and positive emitter-coupled logic (PECL), but without the high quiescent current of ECL and PECL.

ENABLE INPUTS

The active high and active low enable inputs deactivate all the current drivers when in the disabled state. This also powers down the device and reduces the current consumption from typically 20 mA to typically 2.2 mA. A truth table for the enable inputs is shown in [Table 5.](#page-10-3)

Table 5. Enable Inputs Truth Table

APPLICATIONS INFORMATION

[Figure 24 s](#page-10-4)hows a typical application for point-to-point data transmission using the [ADN4667 a](http://www.analog.com/ADN4667)s the driver and the ADN4668 as the receiver.

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

 2 W = Qualified for Automotive Applications

AUTOMOTIVE PRODUCTS

The [ADN4667W](http://www.analog.com/ADN4667) model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review th[e Specifications](#page-2-0) section of this data sheet carefully. Only the automotive grade product shown is available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for this model.

NOTES

NOTES

ADN4667 Data Sheet

NOTES

www.analog.com

©2008–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07032-0-3/12(B)