

# 1.8-V PHASE LOCK LOOP CLOCK DRIVER

#### **FEATURES**

- 1.8-V/1.9-V Phase Lock Loop Clock Driver for Double Data Rate ( DDR II ) Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 125 MHz to 410 MHz
- Application Frequency: 160 MHz to 410 MHz
- Low Jitter (Cycle-Cycle): ±40 ps
- Low Output Skew: 35 ps
  Stabilization Time <6 µs</li>
- Distributes One Differential Clock Input to 10 Differential Outputs
- High-Drive Version of CDCUA877

- 52-Ball mBGA (MicroStar Junior™ BGA, 0,65-mm pitch)
- External Feedback Pins (FBIN, FBIN) are Used to Synchronize the Outputs to the Input Clocks
- Meets or Exceeds CUA877/CUA878 Specification PLL Standard for PC2-3200/4300/5300/6400
- Fail-Safe Inputs

### **DESCRIPTION**

The CDCU2A877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK,  $\overline{\text{CK}}$ ) to 10 differential pairs of clock outputs (Yn,  $\overline{\text{Yn}}$ ) and to one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK,  $\overline{\text{CK}}$ ), the feedback clocks (FBIN,  $\overline{\text{FBIN}}$ ), the LVCMOS control pins (OE, OS), and the analog power input (AV<sub>DD</sub>). When OE is low, the clock outputs, except FBOUT/ $\overline{\text{FBOUT}}$ , are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or V<sub>DD</sub>. When OS is high, OE functions as previously described. When OS and OE are both low, OE has no affect on Y7/ $\overline{\text{Y7}}$ , they are free running. When AV<sub>DD</sub> is grounded, the PLL is turned off and bypassed for test purposes.

When both clock inputs (CK,  $\overline{\text{CK}}$ ) are logic low, the device enters in a low power mode. An input logic detection circuit on the differential inputs, independent from input buffers, detects the logic low level and performs in a low power state where all outputs, the feedback, and the PLL are off. When the clock inputs transition from being logic low to being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the PLL obtains phase lock between the feedback clock pair (FBIN,  $\overline{\text{FBIN}}$ ) and the clock input pair (CK,  $\overline{\text{CK}}$ ) within the specified stabilization time.

The CDCU2A877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from 0°C to 70°C.

#### **AVAILABLE OPTIONS**

T <sub>A</sub>	52-Ball BGA <sup>(1)</sup>
0°C to 70°C	CDCU2A877ZQL

 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MicroStar Junior is a trademark of Texas Instruments.



### MicroStar<sup>™</sup> Junior (GQL) Package (TOP VIEW)



NC - No Connection NB - No Ball



## **Table 1. Terminal Functions**

NAME	BGA	MLF	I/O	DESCRIPTION
AGND	G1	7		Analog ground
$AV_{DD}$	H1	8		Analog power
СК	E1	4	I	Clock input with a (10 kΩ to 100 kΩ) pulldown resistor
CK	F1	5	I	Complementary clock input with a (10 k $\Omega$ to 100 k $\Omega$ ) pulldown resistor
FBIN	E6	27	ı	Feedback clock input
FBIN	F6	26	- 1	Complementary feedback clock input
FBOUT	H6	24	0	Feedback clock output
FBOUT	G6	25	0	Complementary feedback clock output
OE	F5	22		Output enable (asynchronous)
os	D5	21		Output select (tied to GND or VDD)
GND	B2, B3, B4, B5, C2, C5, H2, H5, J2, J3, J4, J5	10		Ground
V <sub>DDQ</sub>	D2, D3, D4, E2, E5, F2, G2, G3, G4, G5	1, 6, 9, 15, 20, 23, 28, 31, 36		Logic and output power
Y[0:9]	A2, A1, D1, J1, K3, A5, A6, D6, J6, K4	38, 39, 3, 11, 14, 34, 33, 29, 19, 16	0	Clock outputs
<u>Y[0:9]</u>	A3, B1, C1, K1, K2, A4, B6, C6, K6, K5	37, 40, 2, 12, 13, 35, 32, 30, 18, 17	0	Complementary clock outputs

# **Table 2. Function Table**

	IN	IPUTS				OUTPUTS	i		PLL
AV <sub>DD</sub>	OE	os	CK	CK	Y	7	FBOUT	FBOUT	
GND	Н	Х	L	Н	L		L	Н	Bypassed/Off
GND	Н	Х	Н	L	Н		Н	L	Bypassed/Off
GND	L	Н	L	Н	L <sub>Z</sub>	$L_Z$	L	Н	Bypassed/Off
GND	L	L	Н	L	LZ Y7 Active	LZ <del>Y7</del> Active	Н	L	Bypassed/Off
1.8 V Nomnal	L	Н	L	Н	L <sub>Z</sub>	L <sub>Z</sub>	L	Н	On
1.8 V Nomnal	L	L	Н	L	LZ Y7 Active			L	On
1.8 V Nomnal	Н	Х	L	Н	L	Н	L	Н	On
1.8 V Nomnal	Н	Х	Н	L	Н	L	Н	L	On
1.8 V Nomnal	Х	Х	LH	L	L <sub>Z</sub>	L <sub>Z</sub>	L <sub>Z</sub>	L <sub>Z</sub>	Off
Х	Х	Х	Н	Н					






Figure 1. Logic Diagram (Positive Logic)

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

			VALUE	UNIT
V <sub>DDQ</sub> A <sub>VDD</sub>	Supply voltage range		-0.5 to 2.5	V
VI	Input voltage range (2) (3)		-0.5 to V <sub>DDQ</sub> + 0.5	V
Vo	Output voltage range (2) (3)		$-0.5$ to $V_{DDQ} + 0.5$	V
I <sub>IK</sub>	Input clamp current, $(V_I < 0 \text{ or } V_I > V_{DDQ})$	±50	mA	
I <sub>OK</sub>	Output clamp voltage, $(V_O < 0 \text{ or } V_O > V_{DDQ})$	±50	mA	
Io	Continuous output current, (V <sub>O</sub> = 0 to V <sub>DDQ</sub> )		±50	mA
I <sub>DDC</sub>	Continuous current through each V <sub>DDQ</sub> or GND		±100	mA
<b>D</b>	Thermal resistance, junction-to-ambient (4)	No airflow	151.9	
$R_{\theta JA}$	Thermal resistance, junction-to-ambient	Airllflow 150 ft/min	146.1	K/W
$R_{\theta JC}$	Thermal resistance, junction-to-case (4)	No airflow	102.4	
T <sub>stg</sub>	Storage temperature range	·	-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> This value is limited to 2.5 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD51 and JEDEC2S1P (high-k board).



## RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{DDQ}$	Output supply voltage		1.7	1.8	1.9	V
$AV_{DD}$	Supply voltage <sup>(1)</sup>			$V_{DDQ}$		
$V_{IL}$	Low-level input voltage (2)	OE, OS,CK,			$0.35 \times V_{DDQ}$	V
V <sub>IH</sub>	High-level input voltage (2)	OE, OS,CK,	$0.65 \times V_{DDQ}$			V
I <sub>OH</sub>	High-level output current (see Figure 2)				-18	mA
I <sub>OL</sub>	Low-level output current (see Figure 2)				18	mA
$V_{IX}$	Input differential-pair cross voltage		(V <sub>DDQ</sub> /2)-0.15		(V <sub>DDQ</sub> /2)+0.15	V
VI	Input voltage level		-0.3		V <sub>DDQ</sub> +0.3	V
.,	1	DC	0.3		V <sub>DDQ</sub> +0.4	V
$V_{ID}$	Input differential voltage <sup>(2)</sup> (see Figure 10)	AC	0.6		V <sub>DDQ</sub> +0.4	V
T <sub>A</sub>	Operating free-air temperature		0		70	°C

 <sup>(1)</sup> The PLL is turned off and bypassed for test purposes when AV<sub>DD</sub> is grounded. During this test mode, V<sub>DDQ</sub> remains within the recommended operating conditions and no timing parameters are ensured.
 (2) V<sub>ID</sub> is the magnitude of the difference between the input level on CK and the input level on CK, see Figure 10 for definition. The CK and CK V<sub>IH</sub> and V<sub>IL</sub> limits define the dc low and high levels for the logic detect state.



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range

	PARAMETERLow-leve	el output voltage	TEST CONDITIONS	$AV_{DD}$ , $V_{DDG}$	MIN	TYP	MAX	UNIT		
$V_{IK}$	Input (cl inputs)		$I_I = -18 \text{ mA}$	1.7 V			-1.2	V		
V <sub>OH</sub>	High-level output voltage	ge	I <sub>OH</sub> = -100 = A	1.7 V to 1.9 V	VDDQ - 0.2			V		
			$I_{OH} = -18 \text{ mA}$	1.7 V	1.1					
V	Low-level output voltage		I <sub>OL</sub> = 100 μA				0.1	V		
$V_{OL}$	Low-level output voltag	le .	I <sub>OL</sub> = 18 mA	1.7 V			0.6	V		
$I_{O(DL)}$	Low-level output currer	nt, disabled	$V_{O(DL)} = 100 \text{ mV}, OE = L$	1.7 V	100			μΑ		
$V_{OD}$	Differential output volta	ge <sup>(1)</sup>		1.7 V	0.6			V		
	Innut ourrent	CK, CK		1.9 V			±250			
II	Input current	OE, OS, FBIN, FBIN		1.9 V			±10	μA		
I <sub>DD(LD)</sub>	Supply current, static (I	I <sub>DDQ</sub> + I <sub>ADD</sub> )	CK and $\overline{\text{CK}}$ = L	1.9 V			500	μΑ		
	Supply current, dynami	ic ( I <sub>DDQ</sub> + I <sub>ADD</sub> ) (see <sup>(2)</sup>	CK and $\overline{\text{CK}}$ = 410 MHz, All outputs are open (not connected to a PCB)	1.9 V			300	mA		
I <sub>DD</sub>	for C <sub>PD</sub> calculation)		All outputs are loaded with 2 pF and 120- $\Omega$ termination resistor, CK and $\overline{\text{CK}}$ = 410 MHz	1.9 V			325	mA		
(	Input capacitance  CK, CK  FBIN, FBIN		$V_I = V_{DD}$ or GND	1.8 V	2		3			
C <sub>I</sub>			$V_I = V_{DD}$ or GND	1.8 V	2		3	pF		
C	Change in input CK, CK  □ Current FBIN, FBIN		$V_I = V_{DD}$ or GND	1.8 V			0.25	pF		
$C_{I(\Delta)}$			$V_I = V_{DD}$ or GND	1.8 V			0.25	рг		

<sup>(1)</sup> V<sub>OD</sub> is the magnitude of the difference between the true and complimentary outputs. See Figure 10 for a definition.

#### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
$f_{CK}$	Clock frequency (operating) <sup>(1)</sup> (2)	$AV_{DD}$ , $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$	125	410	MHz
$f_{CK}$	Clock frequency (application) <sup>(1)</sup> (3)	$AV_{DD}$ , $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$	160	410	MHz
$t_{DC}$	Duty cycle, input clock	$AV_{DD}$ , $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$	40%	60%	
$t_{L}$	Stabilization time (4)	$AV_{DD}$ , $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$		6	μs

<sup>(1)</sup> The PLL must be able to handle spread spectrum induced skew.

<sup>(2)</sup> Total I<sub>DD</sub> = I<sub>DDQ</sub> + I<sub>ADD</sub> = f<sub>CK</sub> × C<sub>PD</sub> × V<sub>DDQ</sub>, solving for C<sub>PD</sub> = (I<sub>DDQ</sub> + I<sub>ADD</sub>)/(f<sub>CK</sub> × V<sub>DDQ</sub>) where f<sub>CK</sub> is the input frequency, V<sub>DDQ</sub> is the power supply, and C<sub>PD</sub> is the power dissipation capacitance.

<sup>(2)</sup> Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters (used for low speed system debug).

<sup>(3)</sup> Application clock frequency indicates a range over which the PLL must meet all timing parameters.

<sup>(4)</sup> Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal, within the value specified by the static phase offset t<sub>(φ)</sub>, after power up. During normal operation, the stabilization time is also the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal when CK and CK go to a logic low state, enter the power-down mode, and later return to active operation. CK and CK may be left floating after they have been driven low for one complete clock cycle.



#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>en</sub>	Enable time, OE to any Y/Y	See Figure 12			8	ns
t <sub>dis</sub>	Disable time, OE to any Y/Y	See Figure 12			8	ns
t <sub>jit(cc+)</sub>	Cycle-to-cycle period jitter <sup>(2)</sup>	160 MHz to 410 MHz, See Figure 5	0		40	
t <sub>jit(cc-)</sub>	Cycle-to-cycle period filter	160 MHz to 410 MHz, See Figure 5	0		-40	ps
t <sub>(φ)</sub>	Static phase offset time <sup>(3)</sup>	See Figure 6	-50		50	ps
t <sub>(φ)dyn</sub>	Dynamic phase offset time, (4)	See Figure 11	-20		20	ps
t <sub>sk(o)</sub>	Output clock skew <sup>(4)</sup>	See Figure 7			35	ps
	Period jitter <sup>(5)</sup> (2)		-30		30	ps
t <sub>jit(per)</sub>	Period jitter (5) (-)	271 MHz to 410 MHz, See Figure 8 —20				
t	Half-period jitter <sup>(5)</sup> (2)	160 MHz to 270 MHz, See Figure 9	-75		75	20
t <sub>jit(hper)</sub>	naii-perioù jitter (7 )	271 MHz to 410 MHz, See Figure 9	-50		50	ps
$\Sigma t_{(su)}$	$ t_{\text{jit(per)}}  +  t_{(\phi)\text{dyn}}  + t_{\text{sk(o)}}$ (6)	271 MHz to 410 MHz			80	ps
Σt <sub>(h)</sub>	$ t_{(\phi)dyn}  + + t_{sk(o)} $ (6)	271 MHz to 410 MHz			60	ps
	Slew rate, OE	See Figure 3 and Figure 8	0.5			
SR	Input clock skew rate	See Figure 3 and Figure 8	1	2.5	4	V/ns
	Output clock slew rate <sup>(7)(8)</sup>	See Figure 3 and Figure 8	1.5	2.5	3	
V <sub>OX</sub>	Output differential-pair cross voltage (9)	See Figure 2	$(V_{DDQ}/2) - 0.1$		$(V_{DDQ}/2) + 0.1$	V
	SSC modulation frequency		30		33	kHz
	SSC clock input frequency deviation		0%		-0.5%	
	PLL loop bandwidth		2			MHz

- (1) There are two different terminations that are used with the following tests. The load/board in Figure 2 is used to measure the input and output differential-pair cross voltage only. The load/board in Figure 3 is used to measure all other tests. For consistency, equal length cables must be used.
- This parameter is assured by design and characterization.
- (3) Phase static offset time does not include jitter.
- (4) For full frequency range of 160MHz to 410MHz.
- Period jitter, half-period jitter specifications are separate specifications that must be met independently of each other.
- In the frequency range of 271 MHz to 410 MHz, the minimum and maximum values of  $t_{jit(per)}$  and  $t_{(\phi)dyn}$  and the maximum value for  $t_{sk(o)}$  must not exceed the corresponding minimum and maximum values of the 160 MHz to 270 MHz range. In addition, the sum of the specified values for  $|t_{jit(per)}|$ ,  $|t_{(\phi)dyn}|$ , and  $t_{sk(o)}$  must meet the requirements for the  $\Sigma t_{(su)}$  and the sum of the specified values for  $|t_{(\phi)dyn}|$  and  $t_{sk(o)}$  must meet the requirements for the  $\Sigma t_{(h)}$ .

  The output slew rate is determined from the IBIS model into the load shown in Figure 4.
- (8) To eliminate the impact of input slew rates on static phase offset, the input skew rates of reference clock input CK and CK and feedback clock inputs FBIN and FBIN are recommended to be nearly equal. The 2.5-V/ns skew rates are shown as a recommended target. Compliance with these typical values is not mandatory if it can adequately shown that alternative characteristics meet the requirements of the registered DDR2 DIMM application.
- (9) Output differential-pair cross voltage specified at the DRAM clock input or the test load.






Figure 2. Output Load Test Circuit 1 (Using High-Impedance Probe)




Figure 3. Output Load Test Circuit 2 (Using SMA Coaxial Cable)




Figure 4. IBIS Model Output Load







Figure 5. Cycle-To-Cycle Period Jitter



(N is a Large Number of Samples)

(N >1000 Samples)

Figure 6. Static Phase Offset






Figure 7. Output Skew





 $f_O$  = Average Input Frequency Measured at  $CK/\overline{CK}$ 

Figure 8. Period Jitter



(f<sub>O</sub> = Average Input Frequency Measured at CK/CK)

Figure 9. Half-Period Jitter




Figure 10. Input and Output Slew Rates






Figure 11. Dynamic Phase Offset





Figure 12. Time Delay Between OE and Clock Output  $(Y, \overline{Y})$ 



- A. Place the 2200-pF capacitor close to the PLL.
- B. Use a wide trace for the PLL analog power and ground. Connect PLL and capacitors to AGND trace and connect trace to one GND via (farthest from the PLL).
- C. Recommended bead: Fair-Rite PN 2506036017Y0 or equilvalent (0.8 $\Omega$  dc maximum, 600 $\Omega$  at 100 MHz).

Figure 13. Recommended AV<sub>DD</sub> Filtering

www.ti.com 26-May-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCU2A877NMKR	ACTIVE	NFBGA	NMK	52	1000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	0 to 70	CDCU2A877	Samples
CDCU2A877NMKT	ACTIVE	NFBGA	NMK	52	250	RoHS & Green	SNAGCU	Level-3-260C-168 HR	0 to 70	CDCU2A877	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 26-May-2021

# PACKAGE MATERIALS INFORMATION

www.ti.com 1-Sep-2021


# TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
٧	Λ	Overall width of the carrier tape
ΓP	21	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCU2A877NMKR	NFBGA	NMK	52	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1


www.ti.com 1-Sep-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CDCU2A877NMKR	NFBGA	NMK	52	1000	336.6	336.6	28.6	

PLASTIC BALL GRID ARRAY




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated