PTN3700

1.8 V simple mobile interface link bridge IC

Rev. 3 — 12 October 2011 Product data sheet

1. General description

The PTN3700 is a 1.8 V simple mobile interface link bridge IC which can function both as a transmitter-serializer or a receiver-deserializer for RGB888 video data. When configured as transmitter (using input pin TX/RX), the PTN3700 serializes parallel CMOS video input data into 1, 2 or 3 subLVDS-based high-speed serial data channels. When configured as receiver, the PTN3700 deserializes up to 3 high-speed serial data channels into parallel CMOS video data signals.

The parallel interface of the PTN3700 is based on the conventional and widely used 24-bit wide data bus for RGB video data, plus active LOW HS (Horizontal Synchronization) and VS (Vertical Synchronization) signals, and an active HIGH DE (Data Enable) signal. An additional two auxiliary bits A[1:0] are provided to permit signaling of miscellaneous status or mode information across the link to the display. The serial interface link of the PTN3700 is based on the open Simple Mobile Interface Link (SMILi) definition. In order to keep power low while accommodating various display sizes (e.g., up to 24-bit, 60 frames per second XVGA), the number of high-speed serial channels ('lanes') is configurable from 1 to 3 depending on the bandwidth needed. The data link speed is determined by the PCLK (Pixel Clock) rate and the number of serial channels selected.

In order to maintain a low power profile, the PTN3700 has three power modes, determined by detection of an active input clock and by shutdown pin XSD. In Shutdown mode (XSD = LOW), the PTN3700 is completely inactive and consumes a minimum of current. In Standby mode $(XSD = HIGH)$, the device is ready to switch to Active mode as soon as an active input clock signal is detected, and assume normal link operation.

In Transmitter mode, the PTN3700 performs parity calculation on the input data (R[7:0], G[7:0], B[7:0] plus HS, VS and DE data bits) and adds an odd parity bit CP to the serial transmitted data stream. The PTN3700 in Receiver mode also integrates a parity checking function, which checks for odd parity across the decoded input word (R[7:0], $G[7:0]$, $B[7:0]$ plus \overline{HS} , \overline{VS} and DE data bits), and indicates whether a parity error has occurred on its CPO out pin (active HIGH). When a parity error occurs, the most recent error-free pixel data will be output instead of the received invalid pixel data.

PTN3700 in Receiver mode offers an optional advanced frame mixing feature, which allows 18-bit displays to effectively display 24-bit color resolution by applying a patent-pending pixel data processing algorithm to the 24-bit video input data.

One of two serial transmission methods is selectable: pseudo source synchronous transmission based on the pixel clock, or true source synchronous transmission based on the bit clock. The latter uses a patent-pending methodology characterized by zero overhead and operation guaranteed free from false pixel synchronization.

The PTN3700 automatically rotates the order of the essential signals (parallel CMOS and high-speed serial data and clock) depending on whether it is operating as transmitter or as receiver (using pin TX/RX). In addition, two Pinning Select bits (inputs PSEL[1:0]) allow for four additional signal order configurations. This allows for various topologies of printed circuit board or flex foil layout without crossing of traces, and enables the easy introduction of PTN3700 into an existing 'parallel' design avoiding board re-layout.

The PTN3700 is available in a 56-ball VFBGA package and operates across a temperature range of -40 °C to $+85$ °C.

2. Features and benefits

- Configurable as either Transmitter or Receiver
- One of two serial transmission methods selectable (pixel clock referenced pseudo source synchronous or bit clock referenced true source synchronous)
- 3 differential subLVDS high-speed serial lanes
- One differential pixel clock
- Configurable aggregate data bandwidth allowing up to 24-bit color, 60 fps XGA:
	- \triangle 1 lane at 30 \times serialization rate up to 650 Mbit/s
	- \triangle 2 lanes at 15 \times serialization rate up to 1300 Mbit/s
	- \triangle 3 lanes at 10 \times serialization rate up to 1.95 Gbit/s
- **Parity encoding (transmitter) and detection (receiver) with last valid pixel repetition**
- Advanced Frame Mixing function (in Receiver mode) for 24-bit color depth using conventional 18-bit displays or specially adapted '18-bit plus' displays
- Parallel CMOS I/O based on interface definition of RGB888 plus HS, VS, DE
- Very low power profile:
	- \blacklozenge Shutdown mode for minimum idle power (< 3 μ A typical)
	- Low-power Standby mode with input clock frequency auto-detect $($3 \mu A$ typical)$
	- ◆ Low active transmitter power: 18 mW (typ.) for QVGA¹ and 40 mW (typ.) for WVGA²
	- ◆ Low active receiver power: 15 mW (typ.) for QVGA and 36 mW (typ.) for WVGA
- Slew rate control on receiver parallel CMOS outputs
- \blacksquare Operates from a single 1.8 V \pm 150 mV power supply
- Configurable mirroring pinout (dependent on Tx or Rx mode and PSEL[1:0] inputs) for optimum single layer flex-foil flow-through in various application scenarios
- Available in 56-ball VFBGA package

3. Applications

- \blacksquare High-resolution mobile phones
- \blacksquare Portable applications with video display capability

^{1.} QVGA: 240 x 320 pixels at 60 Hz frame rate; 20 % non-active display data overhead; PCLK at 5.5 MHz; one-lane operation at 166 Mbit/s; 24-bit color data.

^{2.} WVGA: 854 480 pixels at 60 Hz frame rate; 20 % non-active display data overhead; PCLK at 29.5 MHz; two-lane operation at 885.4 Mbit/s; 24-bit color data.

4. Ordering information

[1] 0.5 mm ball pitch; 1.0 mm maximum package height.

4.1 Ordering options

5. Functional diagram

6. Pinning information

6.1 Pinning

Fig 4. VFBGA56 ball mapping - Transmitter mode (TX/RX = HIGH); PSEL[1:0] = 00b

> $D0-$ VDDA DE \overline{HS} B0 B2 1 2 3 4 5 6

> $DO+ |GNDA | \overline{VS} |PCLK | B1 | B3$

 C CLK− TX/RX A1 GND VDD B6 D CLK+ VDD PSEL0 LS0 FM G0 E D1− GND PSEL1 LS1 FSS G2 F | D1+ | F/XS | A0 | GND | VDD | G4

 $A₀$

G | D2− | XSD | R6 | R4 | R2 | R0 H | D2+ | CPO | R7 | R5 | R3 | R1

VDD

 $D2+ |VDDA | DE | \overline{HS} | RT | RS$ 1 2 3 4 5 6 D2− GNDA $\overline{\vee}s$ PCLK R6 R4 A B C D1+ TX/\overline{RX} A1 GND VDD R1 D D1− VDD PSEL0 LS0 FM G7 E CLK+ GND PSEL1 LS1 FSS G5 F | CLK− | F/XS | A0 | GND | VDD | G3 VDD $A₀$ R3 7 R2 R0 G6 G4 $G₂$ G | D0+ | XSD | B1 | B3 | B5 | B7 H | D0− | CPO | B0 | B2 | B4 | B6 $G₁$ G0

002aac379

56-ball, 7 8 grid; transparent top view 56-ball, 7 8 grid; transparent top view

Fig 5. VFBGA56 ball mapping - Transmitter mode (TX/RX = HIGH); PSEL[1:0] = 01b

002aac381

56-ball, 7 8 grid; transparent top view 56-ball, 7 8 grid; transparent top view

Fig 6. VFBGA56 ball mapping - Transmitter mode (TX/RX = HIGH); PSEL[1:0] = 10b

Fig 7. VFBGA56 ball mapping - Transmitter mode (TX/RX = HIGH); PSEL[1:0] = 11b

A B B4 7

B5 **B7** G1 G3 $G₅$

G6 G7 002aac380

002aac382

A B

56-ball, 7 8 grid; transparent top view 56-ball, 7 8 grid; transparent top view

56-ball, 7 x 8 grid; transparent top view 56-ball, 7 x 8 grid; transparent top view

Fig 10. VFBGA56 ball mapping - Receiver mode (TX/RX = LOW); PSEL[1:0] = 10b

 $D2+$ VDDA B0 B2 B4 B6 1 2 3 4 5 6

D2− GNDA B1 B3 B3 B5 B7

 C $D1+$ TX/\overline{RX} A1 GND VDD G2 D D1− VDD PSEL0 LS0 FM G4 E CLK+ GND PSEL1 LS1 FSS G6

VDD

R3 002aac383

R2

 \overline{G} 7

G1 G3 G5 $G₇$ R1

Fig 9. VFBGA56 ball mapping - Receiver mode $(TX/RX = LOW); PSEL[1:0] = 01b$

002aac385

Fig 11. VFBGA56 ball mapping - Receiver mode (TX/RX = LOW); PSEL[1:0] = 11b

6.2 Pin description

[1] Depends on configuration.

Table 4. Pin description - Receiver mode

[1] Depends on configuration.

7. Functional description

7.1 General

A complete simple mobile interface link consists of one PTN3700 configured as transmitter (see [Figure 1\)](#page-2-1); two, three or four differential-pair high-speed signaling channels; and one PTN3700 configured as receiver (see [Figure 2\)](#page-3-0). Link power and ground are supplied to pins VDD and GND respectively (power and ground should be routed and decoupled to analog supply pin VDDA and ground pin GNDA separately for lowest jitter operation). Configuration of either transmitter or receiver mode is achieved by strapping the CMOS input pin TX/RX HIGH or LOW, respectively.

Configured as transmitter, PTN3700 accepts parallel CMOS input data including color pixel data (R[7:0], G[7:0], B[7:0]), three control bits $\overline{\text{HS}}$ (horizontal synchronization), $\overline{\text{VS}}$ (vertical synchronization), DE (data enable), auxiliary bits A[1:0] and pixel clock PCLK. The PTN3700 calculates a parity bit (excluding the auxiliary bits, see [Section 7.6](#page-17-0)) and serializes the data and outputs as a high-speed serial data stream on up to three subLVDS differential outputs $(D0+, DD-, D1+, D1-, D2+, D2)$ depending on the serialization mode selected by pins LS[1:0] (see [Section 7.2\)](#page-9-1). An integrated low-jitter PLL generates internally the bit clock used for serialization of video input data, parity bit and control bits, and outputs along with the serial output data a differential pixel clock on differential subLVDS output pair CLK+ and CLK-.

Configured as receiver, PTN3700 accepts serial differential data inputs $D0+$, $D0-$, $D1+$, $D1-$, $D2+$, $D2-$ and differential input clock $CLK+$ and $CLK-$ from the signaling channel and deserializes the received data into parallel output data on pins R[7:0], G[7:0], B[7:0], HS, VS, DE and A[1:0] along with the PLL-regenerated pixel clock PCLK. Also, a parity checking function is performed on the incoming R[7:0], G[7:0], B[7:0], HS, VS, DE bits and an error flagged by signaling a HIGH state on CMOS output pin CPO (see [Section 7.6](#page-17-0)). Serialization mode pins LS[1:0] need to be selected according to the expected serialization mode (see [Section 7.2\)](#page-9-1) to correctly receive and decode the up to three subLVDS differential serial inputs. To minimize EMI, the parallel outputs can be configured by tying pin F/XS either HIGH or LOW to output fast or slow output slew rates respectively.

The PTN3700 is capable of operating in either of two distinct transmission modes: Pseudo Source Synchronous mode (PSS), and Full (or 'true') Source Synchronous mode (FSS), selected by CMOS input pin FSS. In PSS mode, the pixel clock PCLK is used both as the transmission frequency reference and its rising edge as the delineation of the start of a pixel. This transmission mode relies on the Receiver PLL to reconstruct the bit clock at the receiving end. In FSS mode, the bit clock is transmitted (in DDR mode) instead of the pixel clock. Rather than achieve frame boundary detection using the pixel clock edge as in PSS mode, in FSS mode the Transmitter encodes 'synchronization words' over the link which are detected and used for data to pixel alignment by the Receiver. This methodology guarantees false-synchronization-free transmission with zero protocol overhead.

The PTN3700 can be put into very low 'Shutdown' power state by tying CMOS input pin XSD LOW. Additionally, the PTN3700 will automatically enter a low-power 'Standby' mode when no active input clock is detected on its inputs (see [Section 7.5\)](#page-16-0).

7.2 Link programmability

The number of high-speed serial channels used is programmed by CMOS input pins LS[1:0]. For a given link consisting of a transmitter and receiver pair of PTN3700's, the number of channels used must be programmed identically or the link will malfunction. The PTN3700, once programmed, will assume the corresponding serialization ratio as shown in [Table 5.](#page-9-0) When pins LS[1:0] are both HIGH, the PTN3700 is put in a test mode which is used for production testing purposes only and should not be used in application.

The 1-lane mode is typically meant for smaller video display formats (e.g., QVGA to HVGA), while the 2-lane mode is typically used for display formats like HVGA and VGA. The 3-lane mode supports larger display formats such as VGA or XGA. Please see [Section 12.1](#page-29-0) for more information.

Table 5. Link programmability

[1] Mode 11 is used for test purposes only.

7.3 Versatile signal mirroring programmability

In order to provide flexibility for different signal order and flow requirements in different applications, the PTN3700 can be programmed to mirror its signal order for the parallel and serial I/Os independently using the PSEL[1:0] inputs. The signal order also changes as a function of the TX/RX input by mirroring signals in such a way that the Transmitter and Receiver in a given link can be connected without signal crossings by simply opposing the two instances of PTN3700 and rotating one of them by 180 degrees. The truth table for the versatile signal mirroring scheme is shown in [Table 6](#page-10-0) and [Table 7](#page-11-0). The individual ball mappings are given in [Figure 4](#page-4-0) through [Figure 11.](#page-5-0)

Taple 0. Ball location^[1]	versache signal inflicting programmability - I arable it σ TX/RX						
		L	Н				
		PSEL0					
	L	H	L	H			
		(Receive mode)	(Transmit mode)				
H ₃	DE	DE	R7	B ₀			
G ₃	$\overline{\mathsf{VS}}$	$\overline{\mathsf{VS}}$	R ₆	B ₁			
H4	\overline{HS}	\overline{HS}	R ₅	B ₂			
G4	PCLK	PCLK	R ₄	B ₃			
H ₅	${\sf B0}$	R ₇	R ₃	B ₄			
G ₅	B ₁	R ₆	R ₂	B ₅			
H ₆	B ₂	R ₅	R ₁	B ₆			
G ₆	B ₃	R ₄	R ₀	B7			
H7	B4	R ₃	G7	G ₀			
G7	B ₅	R ₂	G ₆	G ₁			
F7	B ₆	R ₁	G ₅	G ₂			
F ₆	B7	R ₀	G4	G ₃			
E7	G ₀	G7	G ₃	G4			
E ₆	G ₁	G ₆	G ₂	G ₅			
D7	G ₂	G ₅	G ₁	G ₆			
D ₆	G ₃	G4	G ₀	G7			
$\mathsf{C}7$	G4	G ₃	B7	R ₀			
C ₆	G ₅	G ₂	B ₆	R ₁			
B7	G ₆	G ₁	B ₅	R ₂			
A7	G7	G ₀	B ₄	R ₃			
B ₆	R ₀	B7	B ₃	R ₄			
A ₆	R ₁	B ₆	B ₂	R ₅			
B ₅	R ₂	B ₅	B1	R ₆			
A ₅	R ₃	B ₄	B ₀	R ₇			
B4	R4	B ₃	PCLK	PCLK			
A4	R ₅	B ₂	\overline{HS}	\overline{HS}			
B ₃	R ₆	B ₁	$\overline{\mathsf{VS}}$	$\overline{\mathsf{vs}}$			
A ₃	R7	B ₀	DE	DE			

Table 6. Versatile signal mirroring programmability - Parallel I/O

[1] For PTN3700EV/G VFBGA56 package option. See also [Figure 4](#page-4-0) through [Figure 11.](#page-5-0)

Ball location[1]	PSEL1			
		н		
A ₁	$D2+$	$Do-$		
B1	$D2-$	$D0+$		
C ₁	$D1+$	CLK-		
D ₁	$D1 -$	$CLK+$		
E ₁	$CLK+$	$D1 -$		
F1	$CLK-$	$D1+$		
G ₁	$D0+$	$D2-$		
H1	$D0-$	$D2+$		

Table 7. Versatile signal mirroring programmability - Serial I/O

[1] For PTN3700EV/G VFBGA56 package option. See also [Figure 4](#page-4-0) through [Figure 11.](#page-5-0)

7.4 High-speed data channel protocol options

The PTN3700 maps the transmission protocol in accordance with the serialization mode selected by pins LS[1:0]. In Mode 00 (1-channel), all RGB, parity and synchronization bits are serialized onto a single 30-bit sequence. In Mode 01 (2-channel), these bits are mapped onto two simultaneous 15-bit sequences divided across two lanes. In Mode 10 (3-channel), the 30 bits are serialized onto three simultaneous 10-bit sequences.

The serial bit mapping is different between pseudo-source-synchronous mode (FSS = LOW) and fully source-synchronous mode (FSS = HIGH). The mapping of the data bits in pseudo-source synchronous mode is shown in [Figure 12](#page-12-0), [Figure 13](#page-12-1) and [Figure 14](#page-12-2). (Note that the CLK in Mode 01 has an asymmetrical duty cycle of 8/15). The serial bit mapping in fully source-synchronous mode is shown in [Figure 15,](#page-13-0) [Figure 16](#page-13-1) and [Figure 17](#page-13-2). Note that the fully source synchronous transmission mode is not dependent on the phase of PCLK for receiver synchronization.

7.4.1 Serial protocol bit mapping - pseudo source synchronous mode (FSS = LOW)

Fig 17. Mode 10 - triple serial data channel mode (FSS = HIGH)

1 / $f_O(PCLK)$ or 1 / $f_i(PCLK)$

CLK (differential)

002aac873

7.4.3 PLL, PCLK, CLK and pixel synchronization

7.4.3.1 Pixel synchronization

PSS mode: The serial clock CLK provides the word boundaries explicitly for frame synchronization. At the receiver side, a PLL is needed to re-generate the bit clock, translating to a higher receiver power dissipation.

FSS mode: The serial clock CLK is truly synchronous with the serial data. Embedded synchronization words are transmitted in the non-active display area for pixel synchronization. The receiver PLL is powered down during this mode, hence the lower power consumption when compared with PSS mode. The special embedded synchronization words are guaranteed by design to never trigger false synchronization.

7.4.3.2 PLL

The PLL locks onto the PCLK input during transmit mode or the CLK input during receiver mode. It generates an internal high-speed clock, which is phase-aligned to the input clock. The PLL logic uses the lane select and transmit/receive status to determine the necessary PLL bandwidth settings and PLL divider values automatically. The PLL is able to track spread spectrum clocking to reduce EMI. The spread spectrum clock modulation frequency can be from 30 kHz to 33 kHz.

Transmitter: The internally generated clock is always aligned to the input clock PCLK.

- **•** PSS mode: Refer to [Section 7.4.1](#page-12-3).
- **•** FSS mode: The output clock CLK is Double Data Rate (DDR) and both clock edges are aligned to the data output.

Receiver:

- **•** PSS mode: The PLL generates an internal clock at serial bit frequency and locks to the input clock CLK.
- **•** FSS mode: The receiver uses Double Data Rate (DDR) input clock CLK, which is aligned to the data already.

7.4.4 HS, VS and DE signal usage in various PTN3700 modes

When frame mixing is not used in PSS mode, \overline{VS} , \overline{HS} , DE, R[7:0], G[7:0], B[7:0] are treated as arbitrary user data. In this mode, PTN3700 functions as a pure serializer and deserializer, and is unaware of the meaning or polarity of \overline{VS} , \overline{HS} , DE, R[7:0], G[7:0], B[7:0]. In FSS mode, PTN3700 makes use of \overline{VS} , HS and DE to implement pixel synchronization with embedded sync words in the non-active display area.

When frame mixing is used, \overline{VS} , \overline{HS} , DE and R[7:0], G[7:0], B[7:0] are used to implement NXP-patented frame mixing algorithm.

[Table 8](#page-15-0) summarizes the requirements of \overline{VS} , HS, DE and RGB in various modes.

Table 8. VS, HS, DE, and RGB requirements[\[1\]](#page-15-1)[\[2\]](#page-15-2)

[1] 'X' signifies that PTN3700 handles this signal transparently, i.e., data is transmitted and received as-is.

[2] 'R, G, B' signifies that R, G, B video data have to be input according to the exact chosen pin configuration of PTN3700, specifically:

a) Bit order reversal is not allowed, even if both the transmit data and receive data are reversed in bit order. For example, the MSB of 'R' color from video source must be input as 'R7'.

b) 'R' must be used for red color, 'G' for green color, and 'B' for blue color.

7.4.4.1 PSS mode

HS, VS and DE are treated by PTN3700 in the same way as RGB signals in PSS mode; that is, HS, VS, and DE are serialized and transmitted transparently by the PTN3700 transmitter, and transparently received and deserialized by PTN3700 receiver. Data Enable (DE) signal is typically used to signify the active display area from the non-active display area.

In the case that advanced frame mixing is not used:

- **•** DE signal can be tied HIGH or LOW, for displays not using DE signal.
- **•** HS and VS can be active HIGH or active LOW.

7.4.4.2 FSS mode

In FSS mode, PTN3700 uses true source synchronous transmission with a serial Double Data Rate (DDR) bit clock for the serial data.

FSS mode requires the following operating conditions:

- Active LOW HS
- **•** Active LOW VS
- **•** Active HIGH DE

In FSS mode, $DE = 1$ means active video, and PTN3700 generates embedded sync words when $DE = 0$. DE, \overline{VS} and \overline{HS} must be actively driven according to the typical video screen figure shown in [Figure 18](#page-16-1).

7.5 Power modes

The PTN3700 has three different power modes to minimize power consumption of the link as a function of link activity: Shutdown mode, Standby mode, and Active mode. The truth table for the three power modes is shown in [Table 9](#page-16-2) and [Table 10](#page-17-1).

- **• Shutdown mode:** By driving input pin XSD LOW, the PTN3700 assumes lowest power mode. All internal logic circuits are reset during this mode, and the link is completely inactive. The transmitter high-speed serial output channels are put in high-impedance state, and the receiver high-speed serial input channels are pulled LOW. The receiver CMOS parallel outputs will all be set HIGH with the exception of DE and PCLK which are reset LOW. However, the input buffers for the transmitter remain active, so it is recommended to stop PCLK and RGB data to achieve the lowest Shutdown mode power.
- **•• Standby mode:** When pin \overline{XSD} is set HIGH but no input clock is active, the PTN3700 detects inactivity of the clock 3 and remains in a low-power Standby mode until an active input clock is detected. The transmitter serial outputs, receiver serial inputs and receiver parallel outputs all behave identically to their respective states in Shutdown mode.
- **• Active mode:** When pin XSD is set HIGH and an active input clock is detected, PTN3700 will assume normal link operation. Current consumption depends on the PCLK frequency, number of lanes, FSS/PSS mode, data pattern, etc.

Table 9. Power modes - Transmitter mode

^{3.} The PTN3700 clock detection circuit identifies the clock as inactive when the PCLK input signal frequency is less than 500 kHz.

Table 10. Power modes - Receiver mode

7.6 Link error detection and correction

In Transmitter mode, PTN3700 calculates an odd parity bit and merges this into the serialized output data stream to allow the receiver to detect whether parity has been violated for its received input data. The parity bit CP is calculated across the 27-bit input data word (R[7:0], G[7:0], B[7:0], HS, VS and DE) for every pixel transmitted, as shown in [Table 11](#page-17-2). Note that the auxiliary bits A[1:0] are excluded from the parity calculation.

Table 11. Parity encoding function table - Transmitter mode

In Receiver mode, the received encoded parity bit CP is compared against the received 27-bit input data word (R[7:0], G[7:0], B[7:0], HS, VS and DE) for every pixel, and an error is flagged by setting parity error output CPO HIGH for the duration of the pixel clock period in which the error was detected. Note that the auxiliary output bits A[1:0] are excluded from the parity detection.

In addition, during the pixel clock period in which the error occurs, the last valid pixel word is output to R[7:0], G[7:0], B[7:0], \overline{HS} , \overline{VS} and DE instead of the current erroneous pixel data. The last valid pixel word is defined as the data prior to the first parity error detected in any concatenation of parity errors.

If a parity error is detected but no valid previous pixel information is available, the receiver will output values $R[7:0] = G[7:0] = B[7:0] = HS = VS = HIGH$, and $DE = LOW$. The truth table for receiver parity function is shown in [Table 12.](#page-18-0) Note that the auxiliary bits A[1:0] are not affected by the last valid pixel repetition.

Table 12. Parity decoding function table - Receiver mode

 $[1]$ YYY_n = current valid pixel data is output to the parallel interface.

[2] YYY_0 = most recent valid pixel data is output to the parallel interface.

7.7 Frame Mixing and Advanced Frame Mixing

When PTN3700 is configured as Receiver (TX/RX = LOW), the CMOS input FM selects whether the Frame Mixing function is turned on (FM = HIGH) or off (FM = LOW). (When PTN3700 is configured as Transmitter $(TX/RX = HIGH)$, the Frame Mixing function is not available, and the FM input should not be used.)

Advanced Frame Mixing is a proprietary pixel mapping algorithm that features the ability to render full 24-bit color resolution (provided 24-bit source data is input) using an 18-bit or an 18-bit plus display.

When Frame Mixing is off, the full 24-bit data path is maintained unaltered for the link (transparent).

When Frame Mixing is enabled, the algorithm maps the incoming 24-bit data to the 18-bit output data, aligned to the MSB. This is illustrated in [Table 13](#page-18-3). The new 18-bit data fields $(R[7:2]_{FM}$, G[7:2]_{FM} and B[7:2]_{FM}) contain the altered information as calculated by the Frame Mixing algorithm from the original data. One additional 'Advanced Frame Mixing' bit is encoded into the next lower significant bit $(R1_{AFM}, G1_{AFM}, and B1_{AFM})$ of the output data.

Table 13. Advanced Frame Mixing bit mapping (FM = HIGH)

When using Frame Mixing with normal 18-bit displays, the 6 MSBs of the parallel video data outputs (R[7:2], G[7:2] and B[7:2]) should be connected to the display driver inputs. When using special '18-bit plus' display drivers (Advanced Frame Mixing capable), additionally the next lower significant bit (R1, G1 and B1) should be connected to the corresponding display driver input.

7.8 Auxiliary signals

The two auxiliary bits A[1:0] are user-supplied bits that can be additionally serialized and deserialized by the PTN3700 in transmitter and receiver modes, respectively. These auxiliary bits are transparent to the PTN3700 and can be used to transmit and receive miscellaneous status or mode information across the link to the display. Note that the auxiliary bits A[1:0] are excluded from the parity calculation and detection in the transmitter and receiver modes respectively. Even in the event of parity error being detected in the receiver mode, A[1:0] will still be deserialized as they are detected by the receiver.

8. Limiting values

Table 14. Limiting values

[1] Human Body Model: ANSI/EOS/ESD-S5.1-1994, standard for ESD sensitivity testing, Human Body Model -Component level; Electrostatic Discharge Association, Rome, NY, USA.

[2] Machine Model: ANSI/EOS/ESD-S5.2.1-1999, standard for ESD sensitivity testing, Machine Model -Component level; Electrostatic Discharge Association, Rome, NY, USA.

[3] Charged Device Model: ANSI/EOS/ESD-S5.3.1-1999, standard for ESD sensitivity testing, Charged Device Model - Component level; Electrostatic Discharge Association, Rome, NY, USA.

9. Recommended operating conditions

Table 15. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V_{DD} supply voltage 1.65 1.8 1.95 V $V₁$ μ input voltage σ and σ are σ and σ are σ I_{OH} HIGH-level output current $0.8 \times V_{DD}$ - - - 1 mA I_{OL} LOW-level output current $0.2 \times V_{\text{DD}}$ - - 1 mA T_{amb} ambient temperature operating in free air -40 - $+85$ °C

10. Static characteristics

Table 16. Static characteristics

Tamb = 40 C to +85 C, unless otherwise specified.

[1] Worst-case data pattern for power dissipation is used: alternating vertical stripes. The colors of the stripes correspond to the data pattern: RGB[23:0] = 0xAA AAAA (odd stripes) / RGB[23:0] = 0x55 5555 (even stripes).

[2] Based on receiver output load (per output) of 16 pF. The loaded outputs are: PCLK, R[7:0], G[7:0], B[7:0], HS, VS and DE.

11. Dynamic characteristics

11.1 Transmitter mode

Table 17. Dynamic characteristics for Transmitter mode

*V*_{DD} = 1.65 *V* to 1.95 *V*, T_{amb} = -40 [°]C to +85 [°]C, unless otherwise specified. *All CMOS input signals' rise time and fall time to Transmitter are stipulated to be from 1 ns to 15 ns.*

11.2 Receiver mode

Table 18. Dynamic characteristics for Receiver mode

 V_{DD} = 1.65 V to 1.95 V, T_{amb} = -40 °C to +85 °C, unless otherwise specified. *CMOS output load C^L = 16 pF.*

11.3 Power-on/power-off sequence

11.3.1 Power-on sequence

Table 19. Power-on sequence timing characteristics

 V_{DD} = 1.65 V to 1.95 V, T_{amb} = -40 °C to +85 °C, unless otherwise specified.

These values are for transitions of the Shutdown mode to the Standby mode and the Standby mode to the Active mode.

11.3.2 Power-off sequence

Table 20. Power-off sequence timing characteristics

 V_{DD} = 1.65 V to 1.95 V, T_{amb} = -40 °C to +85 °C, unless otherwise specified. *These values are for transition of the Active mode to the Standby mode.*

11.4 High-speed signaling channel

Table 21. High-speed signaling channel SubLVDS output characteristics, Transmitter mode

 V_{DD} = 1.65 V to 1.95 V, T_{amb} = -40 °C to +85 °C, unless otherwise specified. See [Section 13.1](#page-32-0) for testing information.

[1]
$$
\Delta[\%] = \frac{V_{O(di)CLK} - V_{O(di)DATA}}{V_{O(di)CLK}} \times 100\%
$$

[2] Mode 00: $UI = PCLK$ period / 30 Mode $01:$ UI = PCLK period / 15 Mode 10: UI = PCLK period / 10

[3] N is defined as the bit position, where $0 \le N \le 29$ (Mode 00), $0 \le N \le 14$ (Mode 01) or $0 \le N \le 9$ (Mode 10).

Table 22. High-speed signaling channel SubLVDS input characteristics, Receiver mode

 $V_{\text{DD}} = 1.65$ V to 1.95 V, $T_{\text{cmb}} = -40$ °C to +85 °C, unless otherwise specified. See [Section 13.1](#page-32-0) for testing information.

[1] $\Delta[\%] = \frac{V_{I(di)CLK} - V_{I(di)DATA}}{V}$ $= \frac{V_{I(di)CLK} - V_{I(di)DATA}}{V_{I(di)CLK}} \times 100\%$

[2] Mode 00: $UI = PCLK$ period / 30 Mode 01: UI = PCLK period / 15 Mode 10: UI = PCLK period / 10

[3] N is defined as the bit position, where $0 \le N \le 29$ (Mode 00), $0 \le N \le 14$ (Mode 01) or $0 \le N \le 9$ (Mode 10).

12. Application information

12.1 Typical lane and PCLK configurations

The PTN3700 supports PCLK (pixel clock) frequencies from 4 MHz to 65 MHz over 1, 2 or 3 data lanes. [Table 23](#page-29-1) shows the typical number of data lanes needed, assuming blanking overhead of 20 %. Note that 20 % overhead is an example value for illustration/calculation purposes only and not a requirement.

Panel	Horizontal	Vertical	Color bit	Other bits	Frame rate (Hz)	Blanking overhead	Pixel clock (MHz)	Serial aggregate data rate (Mbit/s)		
								1-lane	2 -lane	3-lane
QVGA	240	320	18	12	60	20%	5.5	165.9		
WQVGA	400	240	18	12	60	20%	6.9	207.4		
$CIF+$	352	416	18	12	60	20%	10.5	316.3	316.3	
HVGA	320	480	24	6	60	20%	11.1	331.8	331.8	
VGA	640	480	24	6	60	20%	22.1		663.6	663.6
WVGA	854	480	24	6	60	20%	29.5		885.4	885.4
SVGA	800	600	24	6	60	20%	34.6		1036.8	1036.8
XGA	1024	768	24	6	60	20 %	56.6			1698.7
720p	1280	720	24	6	60	15 %	63.6			1909.7

Table 23. Typical PCLK and number of data lanes

12.2 Pin configurations for various topologies of PCB

There are two input pins, PSEL1 and PSEL0, on the PTN3700 that allow for pinning order configurations.

PSEL1 will change the pinning order of the serial signals, and allow for various topologies of PCB or flex layout without crossing the high-speed differential traces. The example shown in [Figure 23](#page-30-0) has set PSEL1 = 0 at receiver side, and PSEL1 = 1 at the transmitter to avoid the traces crossing. [Figure 24](#page-30-1) shows another configuration, which has $PSEL1 = 1$ at receiver, and $PSEL1 = 0$ at transmitter.

PSEL0 can configure the pinning order of the parallel signals, and enables the easy introduction of the PTN3700 into an existing parallel design avoiding board re-layout. [Figure 23](#page-30-0) and [Figure 24](#page-30-1) show two configuration examples.

002aac936

Transparent top view.

Fig 24. Pinning configuration example 2

12.3 Power decoupling configuration

The PTN3700 needs 1.8 V V_{DD} and 1.8 V V_{DDA}. Both can share the same voltage regulator, and use a 10 Ω resistor for isolation. The recommended power configuration of the decoupling is shown in [Figure 25](#page-31-0). It is recommended to install one 0.1 μ F ceramic capacitor for each VDD pin and one $0.01 \mu F$ ceramic capacitor for VDDA pin, and the lead length between the IC power pins and decoupling capacitors should be as short as possible.

12.4 PCB/Flex layout guideline

The high data rate at the serial I/O requires some specific implementations in the PCB and flex layout design. The following practices can be used as guideline:

- **•** The differential pair must be routed symmetrically. Keep all four pairs of differential signal traces the same length. The difference in trace length should be less than 20 mils.
- Maintain 100 Ω differential impedance.
- **•** Do not route signals over any plane split; use only one ground plane underneath the differential signals.
- **•** Avoid any discontinuity for signal integrity. Differential pairs should be routed on the same layer and the number of vias on the differential traces should be minimized. Test points should be placed in series and symmetrically. Stubs should not be introduced on the differential pairs.

12.5 Power-on/power-off requirement

PTN3700 does not have any external reset pin. Internally, there is Power-On Reset (POR) circuitry to reset the whole IC at power-up. In order to guarantee that POR works properly, the supply voltage V_{DD} must be powered up from ground level, as illustrated in [Figure 26](#page-31-1).

It is recommended to have long enough of a power-off time to let V_{DD} discharge completely, reaching to ground level.

If the supply voltage V_{DD} cannot be guaranteed to start from ground level, it is recommended to hold the \overline{XSD} pin at LOW during power-on.

13. Test information

13.1 High-speed signaling channel measurements

14. Package outline

Fig 36. Package outline SOT991-1 (VFBGA56)

15. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- **•** Through-hole components
- **•** Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- **•** Board specifications, including the board finish, solder masks and vias
- **•** Package footprints, including solder thieves and orientation
- **•** The moisture sensitivity level of the packages
- **•** Package placement
- **•** Inspection and repair
- **•** Lead-free soldering versus SnPb soldering

15.3 Wave soldering

Key characteristics in wave soldering are:

- **•** Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- **•** Solder bath specifications, including temperature and impurities

15.4 Reflow soldering

Key characteristics in reflow soldering are:

- **•** Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 37) than a SnPb process, thus reducing the process window
- **•** Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- **•** Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 24 and 25

Table 25. Lead-free process (from J-STD-020C)

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 37.

For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

16. Abbreviations

17. Revision history

18. Legal information

18.1 Data sheet status

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at<http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

19. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

NXP Semiconductors' specifications such use shall be solely at customer's

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP Semiconductors PTN3700

1.8 V simple mobile interface link bridge IC

20. Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 October 2011 Document identifier: PTN3700