# RENESAS

# DATASHEET

FN7586 Rev 1.00

December 9, 2010

### ISL24201

### Programmable VCOM Calibrator with EEPROM

The ISL24201 provides an 8-bit programmable current sink that is used in conjunction with an external voltage divider and buffer amplifier to generate a voltage source that is positioned between the analog supply voltage and ground. The current sink's resolution is controlled by an external resistor,  $R_{\text{SFT}}$ , and the span of the  $V_{COM}$  voltage is controlled by the voltage divider resistor ratio and the source impedance of  $R_1$  and  $R_2$ . This device has an 8-bit data register and 8-bit EEPROM for storing a volatile and a permanent value for its output. The ISL24201 has an  $I^2C$  bus interface that is used to read and write to its registers and EEPROM. At power-up the EEPROM value is transferred to the data register and output.

The ISL24201 is available in an 8 Ld 3mm x 3mm TDFN package. This package has a maximum height of 0.8mm for very low profile designs. The ambient operating temperature range is

-40°C to +85°C.

### Features

- 8-bit, 256-Step, Adjustable Sink Current Output
- 4.5V to 18V Analog Supply Voltage Operating Range
- 2.25V to 3.6V Logic Supply Voltage Operating Range
- 400kHz,  $I^2C$  Interface
- On-Chip 8-Bit EEPROM
- ï Output Guaranteed Monotonic Over-Temperature
- Pb-free (RoHS-compliant)

### Applications

- LCD Panel V<sub>COM</sub> Generator
- Electrophoretic Display V<sub>COM</sub> Generator
- Resistive Sensor Driver
- Low Power Current Loop

### Related Literature

• See AN1621 for ISL24201 Evaluation Board Application Note "ISL24201IRTZ-EVALZ Evaluation Board User Guide"



#### FIGURE 1. APPLICATION SHOWING ISL24201 WITH A BUFFER AMPLIFIER

Typical Application



### Block Diagram





### Pin Configuration

ISL24201 (8 LD TDFN) TOP VIEW



(THERMAL PAD CONNECTS TO GND)

### Pin Descriptions





### Ordering Information



NOTES:

<span id="page-2-2"></span>1. Add "-T\*" suffix for tape and reel. Please refer to **[TB347](http://www.intersil.com/data/tb/tb347.pdf)** for details on reel specifications.

<span id="page-2-0"></span>2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

<span id="page-2-1"></span>3. For Moisture Sensitivity Level (MSL), please see device information page [ISL24201](http://www.intersil.com/cda/deviceinfo/0,1477,ISL24201,00.html#data). For more information on MSL please see techbrief [TB363](http://www.intersil.com/data/tb/tb363.pdf).



### Absolute Maximum Ratings Thermal Information





#### Recommended Operating Conditions



*CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.*

#### NOTES:

- <span id="page-3-0"></span>4.  $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- <span id="page-3-1"></span>5. For  $\theta_{\text{JC}}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications** Test Conditions: V<sub>DD</sub> = 3.3V, A<sub>VDD</sub> = 18V, R<sub>SET</sub> = 5k $\Omega$ , R<sub>1</sub> = 10k $\Omega$ , R<sub>2</sub> = 10k $\Omega$ , (See Figure [5\)](#page-5-0); unless otherwise specified. Typicals are at T<sub>A</sub> = +25°C. Boldface limits apply over the operating temperature range, -40°C to +85°C.







**Electrical Specifications** Test Conditions: V<sub>DD</sub> = 3.3V, A<sub>VDD</sub> = 18V, R<sub>SET</sub> = 5k $\Omega$ , R<sub>1</sub> = 10k $\Omega$ , R<sub>2</sub> = 10k $\Omega$ , (See Figure 5); unless otherwise specified. Typicals are at T<sub>A</sub> = +25°C. Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)

<span id="page-4-2"></span>NOTE:

<span id="page-4-0"></span>6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

### Application Information

The ISL24201 provides the ability to adjust the  $V_{COM}$  voltage during production test and alignment, under digital control, to minimize the flicker of an LCD panel. A digitally controlled potentiometer (DCP), with 256 steps of resolution, adjusts the sink current of the OUT pin. Figure [3](#page-4-1) shows the  $V_{COM}$  adjustment using a mechanical potentiometer circuit and the equivalent circuit replacement with the ISL24201.

The output is connected to an external voltage divider, as shown in Figure [3,](#page-4-1) so that the ISL24201 will have the ability to reduce the voltage on the output by increasing the OUT pin sink current. The amount of current sunk is controlled by the I<sup>2</sup>C serial interface.



<span id="page-4-1"></span>FIGURE 3. MECHANICAL ADJUSTMENT REPLACEMENT



#### DCP (Digitally Controlled Potentiometer)

Figure [4](#page-5-2) shows the relationship between the register value and the resistor string of the DCP. Note that the register value of zero actually selects the first step of the resistor string. The output voltage of the DCP is given by Equation [1](#page-5-1):

$$
V_{DCP} = \left(\frac{RegisterValue + 1}{256}\right) \left(\frac{A_{VDD}}{20}\right) \tag{EQ. 1}
$$



<span id="page-5-2"></span>FIGURE 4. SIMPLIFIED SCHEMATIC OF DIGITAL CONTROL POTENTIOMETER (DCP)

#### Output Current Sink

Figure [5](#page-5-0) shows the schematic of the OUT pin current sink. The circuit made up of amplifier A1, transistor Q1, and resistor  $R_{\text{SFT}}$ forms a voltage controlled current source.



<span id="page-5-3"></span>FIGURE 5. CURRENT SINK CIRCUIT

<span id="page-5-0"></span>The external  $R_{\mathsf{SET}}$  resistor sets the full-scale sink current that determines the lowest output voltage of the external voltage divider  $R_1$  and  $R_2$ .  $I_{OUT}$  is calculated as shown by Equation [2](#page-5-3):

$$
I_{OUT} = \frac{V_{DCP}}{R_{SET}} = \left(\frac{RegisterValue + 1}{256}\right) \left(\frac{A_{VDD}}{20}\right) \left(\frac{1}{R_{SET}}\right)
$$
 (EQ. 2)

The maximum value of  $I<sub>OUT</sub>$  can be calculated by substituting the maximum register value of 255 into Equation [2](#page-5-3), resulting in Equation [3:](#page-5-4)

<span id="page-5-4"></span>
$$
I_{\text{OUT}}(MAX) = \frac{A_{\text{VDD}}}{20R_{\text{SET}}}
$$
 (EQ. 3)

<span id="page-5-1"></span>Equation [2](#page-5-3) can also be used to calculate the unit sink current step size by removing the Register Value term from it as shown in Equation [4.](#page-5-5)

<span id="page-5-5"></span>
$$
I_{\text{STEP}} = \frac{A_{\text{VDD}}}{(256)(20)(R_{\text{SET}})}
$$
(EQ. 4)

The voltage difference between the OUT pin and SET pin, which are also the drain and source of the output transistor, should be greater than the minimum saturation voltage for the  $I_{\text{OUT}(MAX)}$  being used. This will keep the output transistor in its saturation region to maintain linear operation over the full range of register values.

Figure [6](#page-5-6) shows  $I_{DS}$  vs V<sub>DS</sub> for transistor Q1. The line labeled "Minimum Saturation Voltage" is the minimum voltage that should be maintained across the drain and source of Q1. To find the minimum saturation voltage for a specific condition, locate the voltage at the intersection of the  $I_{\text{OUT}(MAX)}$  value from Equation 3 and the line labeled "Minimum Saturation Voltage".



<span id="page-5-6"></span>FIGURE 6. IDS VS VDS FOR THE ISL24201 OUTPUT TRANSISTOR

The maximum voltage on the SET pin is  $A<sub>VDD</sub>/20$  and is added to the minimum voltage difference between the  $V_{OUT}$  and SET pins to calculate the minimum  $V_{\text{OUT}}$  voltage, as shown in Equation [5.](#page-6-8)

$$
V_{OUT}(MIN) \geq \frac{A_{VDD}}{20} + MinimumSaturationVoltage \qquad (EQ. 5)
$$

#### Output Voltage

The output voltage,  $V_{\text{OUT}}$ , of the OUT pin can be calculated from Equation [6:](#page-6-0)

$$
V_{OUT} = A_{VDD}\left(\frac{R_2}{R_1 + R_2}\right)\left(1 - \frac{RegisterValue + 1}{256}\left(\frac{R_1}{20R_{SET}}\right)\right) \qquad (EQ. 6)
$$

While Equation [6](#page-6-0) can be used to calculate the output voltage, it does not help select the values of  $R_1$ ,  $R_2$  and  $R_{\text{SET}}$  to obtain a specific range of V<sub>COM</sub> voltages.

#### Output Voltage Span Calculation

The span of the output voltage is typically centered around the nominal  $V_{COM}$  voltage value, which is typically near half of the  $A<sub>VDD</sub>$  voltage. The high  $V<sub>COM</sub>$  voltage occurs with the register value of zero, while the low V<sub>COM</sub> voltage occurs with the register value of 255. Figure [7](#page-6-1) shows the definition of several terms used later in the text.



FIGURE 7. VOLTAGE LEVELS FOR V<sub>COM</sub>

<span id="page-6-1"></span>There are three variables that control the  $V_{COM}$  calibrator's operating point; the span of the  $V_{COM}$  voltage, the maximum current sink and the source impedance of the resistive divider.

Figure [8](#page-6-2) shows a range of operating points for these three variables and a quick way to estimate a specific operating point. The X-axis is the span of the V<sub>COM</sub> voltage (High V<sub>COM</sub> Voltage - Low V<sub>COM</sub> Voltage), and the Y-axis is the maximum sink current set by RSET. The individual plots of each  $R<sub>TH</sub>$  show the V<sub>COM</sub> span plotted against the maximum OUT sink current given that value of source impedance of the voltage divider.  $R_{TH}$  is the Thevenin equivalent resistance of the voltage divider  $R_1$  and  $R_2$ , which is the resistance of the parallel combination of  $R_1$  and  $R_2$ , as shown in Equation [7](#page-6-3).

$$
R_{TH} = \frac{R_1 R_2}{R_1 + R_2}
$$
 (EQ. 7)

The span of the  $V_{COM}$  voltage is shown by Equation [8](#page-6-7).

$$
V_{COM}SPAN = I_{SET}(R_{TH})
$$
 (EQ.8)

<span id="page-6-8"></span><span id="page-6-0"></span>

<span id="page-6-4"></span><span id="page-6-2"></span>FIGURE 8. GRAPH of V<sub>COM</sub> SPAN vs MAXIMUM OUTCURRENT **AND R<sub>TH</sub>** 

To make a final selection of the resistor values for  $R_1$  and  $R_2$ , The supply voltage  $A<sub>VDD</sub>$  and the value of  $R<sub>SET</sub>$  are specified. The calculations for  $R_1$  and  $R_2$  are shown in Equations [9](#page-6-4) and [10:](#page-6-5)

$$
R_{1} = \frac{40R_{SET}(SPAN)}{A_{VDD} + SPAN}
$$
 (EQ. 9)

<span id="page-6-5"></span>
$$
R_2 = \frac{40R_{SET}(SPAN)}{A_{VDD} - SPAN}
$$
 (EQ. 10)

The R<sub>1</sub> and R<sub>2</sub> calculations are based on the span of the V<sub>COM</sub> voltage being centered at half the A<sub>VDD</sub> voltage.

As an example,  $A<sub>VDD</sub> = 15V$ , the maximum value for  $I<sub>SET</sub>$  is selected to be 100µA and the required span is 2V. Using Figure [8](#page-6-2) as a guide, the  $V_{COM}$  maximum is equal to 8.5V and the  $V_{COM}$ minimum is equal to 6.5V. Rearranging equation and calculation the value of  $R_{\text{SET}}$ :

$$
R_{\text{SET}} = \frac{A_{\text{VDD}}}{20I_{\text{OUT}}(\text{MAX})} = \frac{15}{20(0.000100)} = 7500 \,\Omega \tag{Eq. 11}
$$

Calculating the value of  $R_1$  is shown in Equation [12](#page-6-6).

<span id="page-6-6"></span>
$$
R_1 = \frac{40(7500)(2)}{15+2} = 39.29k\Omega
$$
 (EQ. 12)

Calculating the value of  $R_2$  is shown in Equation [13](#page-6-9).

<span id="page-6-9"></span><span id="page-6-7"></span><span id="page-6-3"></span>
$$
R_2 = \frac{40(7500)(2)}{15-2} = 46.15k\Omega
$$
 (EQ. 13)



Table [1](#page-7-1) shows the calculated results of the  $V_{COM}$  voltage with these values.

<span id="page-7-1"></span>

TABLE 1. EXAMPLE V<sub>OUT</sub> vs REGISTER VALUE

Figure [6](#page-5-6) is used to find the minimum saturation voltage for an I<sub>OUT</sub> maximum of 100µA, which is about 0.3V. The minimum  $V_{\text{OUT}}$  is 6.5V, which also meets the minimum  $V_{\text{OUT}}$  -  $V_{\text{SET}}$ requirements specified in Equation [14](#page-7-3):

$$
V_{OUT}MIN = 6.5V > \frac{15V}{20} + 0.3V = 1.05V
$$
 (EQ. 14)

### OUT Pin Leakage Current

When the voltage on the OUT pin is greater than 10V, there is a leakage current flowing into the pin in addition to the ISET current. Figure [9](#page-7-0) shows the  $I_{\text{SET}}$  current and the OUT pin current for OUT pin voltage up to 19V. In applications where the voltage on the OUT pin will be greater than 10V, the actual output voltage will be lower than the voltage calculated by Equation [6](#page-6-0). The graph in Figure [9](#page-7-0) was measured with  $R_{\text{SET}} = 4.99 \text{k}\Omega$ .



FIGURE 9. OUT PIN LEAKAGE CURRENT

### <span id="page-7-0"></span>Power Supply Sequence

The recommended power supply sequencing is shown in Figure [10.](#page-7-2) When applying power,  $V_{DD}$  should be applied before or at the same time as  $A_{VDD}$ . The minimum time for t<sub>VS</sub> is Oµs. When removing power, the sequence of  $V_{DD}$  and  $A_{VDD}$  is not important.



FIGURE 10. POWER SUPPLY SEQUENCE

<span id="page-7-3"></span><span id="page-7-2"></span>Do not remove  $V_{DD}$  or A<sub>VDD</sub> within 100ms of the start of the EEPROM programming cycle. Removing power before the EEPROM programming cycle is completed may result in corrupted data in the EEPROM.

### Operating and Programming Supply Voltage and Current

To program the EEPROM,  $A_{VDD}$  must be ≥10.8V. If programming is not required, the ISL24201 will operate over an A<sub>VDD</sub> range of 4.5V to 19V.

During EEPROM programming, I<sub>DD</sub> and I<sub>AVDD</sub> will temporarily be higher than their quiescent currents. Figure [11](#page-8-0) shows a typical I<sub>DD</sub> and I<sub>AVDD</sub> current profile during EEPROM programming. The current pulses are Erase and Write cycles. The EEPROM programming algorithm is shown in Figure [12.](#page-8-1) The algorithm allows up to 4 erase cycles and 4 programming cycles, however typical parts only require 1 cycle of each, sometimes 2 when A<sub>VDD</sub> is near the minimum 10.8V limit.





<span id="page-8-0"></span>



<span id="page-8-1"></span>FIGURE 12. EEPROM PROGRAMMING FLOWCHART

### ISL24201 Programming

The ISL24201 accepts  $1^2C$  bus address and data when the  $\overline{WP}$ pin is at or above V<sub>IH</sub> (>0.7V<sub>DD</sub>). The ISL24201 ignores the I<sup>2</sup>C bus when the  $\overline{\text{WP}}$  pin is at or below V<sub>IL</sub> (<0.3V<sub>DD</sub>). Figure [13](#page-9-0) shows the serial data format for writing the register and programming the EEPROM. Figure [14](#page-9-1) shows the serial data format for reading the DAC register. Table [2](#page-8-2) shows the truth table for reading and writing the device.

<span id="page-8-2"></span>

#### TABLE 2. ISL24201 READ AND WRITE CONTROL

Programming the EEPROM memory transfers the current DAC register value to the EEPROM and occurs when the control bits select the programming mode and the  $A<sub>VDD</sub>$  voltage is >10.8V. After the EEPROM programming cycle is started, the WP pin can be returned to logic low while the while it completes, which takes a maximum of 100ms.

The ISL24201 uses a 6 bit  $1<sup>2</sup>C$  address, which is "100111xx". The complete read and write protocol is shown in Figures [13](#page-9-0) and [14.](#page-9-1)

## l<sup>2</sup>C Bus Signals

The ISL24201 uses fixed voltages for its I<sup>2</sup>C thresholds, rather than the percentage of  $V_{DD}$  described in the  $I^2C$  specification (see Table [3](#page-8-3)). This should not cause a problem in most systems, but the  $I^2C$  logic levels in a specific design should be checked to ensure they are compatible with the ISL24201.



<span id="page-8-3"></span>

### I<sup>2</sup>C Read and Write Format

**ISL2 420 1 I<sup>2</sup>C W rite**





<span id="page-9-1"></span><span id="page-9-0"></span>**ISL24201 I<sup>2</sup>C Read Byte 1 Byte 2 Byte 2 Byte 2 Byte 2 Byte 2 Byte 2 Byte 2**  $\blacktriangleleft$ ۰. **Start 6 bit Address**  $\begin{array}{c|c|c|c|c} \mathbf{x} & \mathbf{R} \mathbf{W} & \mathbf{ACK} & \mathbf{Stat} & \mathbf{Data} & \mathbf{ACK} & \mathbf{Stop} \end{array}$ ACK Start **MSB LSB MSB LSBD0 1 0 0 1 1 1 1X A D7 D6 D5 D4 D3 D2 D1 A R/W = 0 = Write R/W = 1 = Read**



December 9, 2010

### Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.



### Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to [www.intersil.com/products](http://www.intersil.com/product_tree) for a complete list of Intersil product families.

\*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: **[ISL24201](http://www.intersil.com/products/deviceinfo.asp?pn=ISL24201)** 

To report errors or suggestions for this datasheet, please go to<www.intersil.com/askourstaff>

FITs are available from our website at [http://rel.intersil.com/reports/sear](http://rel.intersil.com/reports/search.php)

© Copyright Intersil Americas LLC 2010. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

[Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer) in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)



### **Package Outline Drawing**

#### **L8.3x3A**

**8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 4, 2/10**











**NOTES:**

- **Dimensions in ( ) for Reference Only. 1. Dimensions are in millimeters.**
- **Dimensioning and tolerancing conform to ASME Y14.5m-1994. 2.**
- **Unless otherwise specified, tolerance : Decimal ± 0.05 3.**
- **between 0.15mm and 0.20mm from the terminal tip. Dimension applies to the metallized terminal and is measured 4.**
- **Tiebar shown (if present) is a non-functional feature. 5.**
- **located within the zone indicated. The pin #1 identifier may be The configuration of the pin #1 identifier is optional, but must be 6. either a mold or mark feature.**
- **7. Compliant to JEDEC MO-229 WEEC-2 except for the foot length.**

