## SN54ALS245A, SN54AS245, SN74ALS245A, SN74AS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003


- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 5.5 ns at 5 V

SN54ALS245A . . . J OR W PACKAGE SN54AS245 . . . J PACKAGE SN74ALS245A . . . DB, DW, N, OR NS PACKAGE SN74AS245 . . . DW, N, OR NS PACKAGE

> (TOP VIEW) 20 🛮 V<sub>C</sub>C DIR [ А1 [ 2 19 OE 18**∏** B1 A2 **∏**3 17 B2 A3 [ 16**∏** B3 А4 Г A5 [ 15**∏** B4 14**∏** B5 A6 [ 13**∏** B6 A7 **∏**8 A8 **∏**9 12 B7 11 B8 GND 10

- 3-State Outputs Drive Bus Lines Directly
- pnp Inputs Reduce dc Loading

SN54ALS245A, SN54AS245 . . . FK PACKAGE (TOP VIEW)



## description/ordering information

#### ORDERING INFORMATION

| TA             | PACK      | (AGE <sup>†</sup> | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|----------------|-----------|-------------------|--------------------------|---------------------|
|                |           |                   | SN74ALS245A-1N           | SN74ALS245A-1N      |
|                | PDIP – N  | Tube              | SN74ALS245AN             | SN74ALS245AN        |
|                |           |                   | SN74AS245N               | SN74AS245N          |
|                |           | Tube              | SN74ALS245ADW            | ALS245A             |
| 0°C to 70°C    |           | Tape and reel     | SN74ALS245ADWR           | AL3243A             |
|                | SOIC - DW | Tube              | SN74ALS245A-1DW          | ALS245A-1           |
|                | SOIC - DW | Tape and reel     | SN74ALS245A-1DWR         | AL3243A-1           |
|                |           | Tube              | SN74AS245DW              | AS245               |
|                |           | Tape and reel     | SN74AS245DWR             | A3243               |
|                |           | Tape and reel     | SN74ALS245ANSR           | ALS245A             |
|                | SOP - NS  | Tape and reel     | SN74ALS245A-1NSR         | ALS245A-1           |
|                |           | Tape and reel     | SN74AS245NSR             | 74AS245             |
|                | SSOP – DB | Tape and reel     | SN74ALS245ADBR           | G245A               |
|                | CDIP – J  | Tube              | SNJ54ALS245AJ            | SNJ54ALS245AJ       |
| –55°C to 125°C | CDIP = 3  | Tube              | SNJ54AS245J              | SNJ54AS245J         |
|                | CFP – W   | Tube              | SNJ54ALS245AW            | SNJ54ALS245AW       |
|                | LCCC – FK | Tube              | SNJ54ALS245AFK           | SNJ54ALS245AFK      |
|                | LCCC - FK | Tube              | SNJ54AS245FK             | SNJ54AS245FK        |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN54ALS245A, SN54AS245, SN74ALS245A, SN74AS245 **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

### description/ordering information(continued)

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.


The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

The -1 version of the SN74ALS245A is identical to the standard version, except that the recommended maximum I<sub>OL</sub> is increased to 48 mA. There is no -1 version of the SN54ALS245A.

#### **FUNCTION TABLE**

| INP | UTS | OPERATION       |  |  |  |  |  |  |
|-----|-----|-----------------|--|--|--|--|--|--|
| ŌĒ  | DIR | OPERATION       |  |  |  |  |  |  |
| L   | L   | B data to A bus |  |  |  |  |  |  |
| L   | Н   | A data to B bus |  |  |  |  |  |  |
| Н   | X   | Isolation       |  |  |  |  |  |  |

## logic diagram, each gate (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (SN54ALS245A, SN74ALS245A) (unless otherwise noted)†

| Supply voltage, V <sub>CC</sub>                        |            | 7 V              |
|--|------------|------------------|
| Input voltage, V <sub>I</sub> : All inputs             |            | 7 V              |
|  |            |                  |
| Package thermal impedance, $\theta_{JA}$ (see Note 1): | DB package | 70°C/W           |
| ***  | DW package | 58°C/W           |
|  | N package  | 69°C/W           |
|  | NS package | 60°C/W           |
| Storage temperature range                              |            | . −65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



## SN54ALS245A, SN54AS245, SN74ALS245A, SN74AS245 **ÓCTAL BUS TRÁNSCEIVERS WITH 3-STATE OUTPUTS**

SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

## recommended operating conditions (see Note 2)

|                 |                                | SNS | 4ALS24 | 5A  | SN7 | '4ALS24 | 5A  | UNIT |
|-----------------|--------------------------------|-----|--------|-----|-----|---------|-----|------|
|                 |                                | MIN | NOM    | MAX | MIN | NOM     | MAX | UNIT |
| VCC             | Supply voltage                 | 4.5 | 5      | 5.5 | 4.5 | 5       | 5.5 | V    |
| VIH             | High-level input voltage       | 2   |        |     | 2   |         |     | V    |
| V <sub>IL</sub> | Low-level input voltage        |     |        | 0.7 |     |         | 0.8 | V    |
| ЮН              | High-level output current      |     |        | -12 |     |         | -15 | mA   |
| lo.             | Low lovel output ourrent       |     |        | 12  |     |         | 24  | mA   |
| lor             | Low-level output current       |     |        |     |     |         | 48† | IIIA |
| TA              | Operating free-air temperature | -55 |        | 125 | 0   |         | 70  | °C   |

† Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|   | DADAMETED      | TEST COL                                    | IDITIONS                           | SN5                | 4ALS24 | 5A   | SN7                | '4ALS24 | 5A   | UNIT |
|---|----------------|---|------------------------------------|--------------------|--------|------|--------------------|---------|------|------|
|   | PARAMETER      | TEST CON                                    | IDITIONS                           | MIN                | TYP‡   | MAX  | MIN                | TYP‡    | MAX  | UNII |
| ٧ıK   |                | V <sub>CC</sub> = 4.5 V,                    | I <sub>I</sub> = -18 mA            |                    |        | -1.5 |                    |         | -1.5 | V    |
|   |                | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -0.4 \text{ mA}$         | V <sub>CC</sub> -2 | 2      |      | V <sub>CC</sub> -2 | 2       |      |      |
| \ <sub>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</sub> |                |   | $I_{OH} = -3 \text{ mA}$           | 2.4                | 3.2    |      | 2.4                | 3.2     |      | V    |
| VOH   |                | V <sub>CC</sub> = 4.5 V                     | $I_{OH} = -12 \text{ mA}$          | 2                  |        |      |                    |         |      | V    |
|   |                |   | $I_{OH} = -15 \text{ mA}$          |                    |        |      | 2                  |         |      |      |
|   |                |   | I <sub>OL</sub> = 12 mA            |                    | 0.25   | 0.4  |                    | 0.25    | 0.4  |      |
| VOL   |                | V <sub>CC</sub> = 4.5 V                     | I <sub>OL</sub> = 24 mA            |                    |        |      |                    | 0.35    | 0.5  | V    |
|   |                |   | $I_{OL} = 48 \text{ mA}^{\dagger}$ |                    |        |      |                    | 0.35    | 0.5  |      |
| 1.  | Control inputs | V <sub>CC</sub> = 5.5 V                     | V <sub>I</sub> = 7 V               |                    |        | 0.1  |                    |         | 0.1  | mA   |
| '   | A or B ports   | vCC = 2.3 v                                 | V <sub>I</sub> = 5.5 V             |                    |        | 0.1  |                    |         | 0.1  | ША   |
| 1   | Control inputs | \\00 - F F \\                               | V <sub>I</sub> = 2.7 V             |                    |        | 20   |                    |         | 20   |      |
| lін   | A or B ports§  | V <sub>CC</sub> = 5.5 V,                    | V  = 2.7 V                         |                    |        | 20   |                    |         | 20   | μΑ   |
| 1   | Control inputs | V 55V                                       | V: 0.4.V                           |                    |        | -0.1 |                    |         | -0.1 | mA   |
| lı∟   | A or B ports§  | V <sub>CC</sub> = 5.5 V,                    | V <sub>I</sub> = 0.4 V             |                    |        | -0.1 |                    |         | -0.1 | IIIA |
| Io¶   |                | V <sub>CC</sub> = 5.5 V,                    | V <sub>O</sub> = 2.25 V            | -20                |        | -112 | -30                |         | -112 | mA   |
|   | _              |   | Outputs high                       |                    | 30     | 48   |                    | 30      | 45   |      |
| Icc   |                | V <sub>CC</sub> = 5.5 V                     | Outputs low                        |                    | 36     | 60   |                    | 36      | 55   | mA   |
|   |                |   | Outputs disabled                   |                    | 38     | 63   |                    | 38      | 58   |      |

 $<sup>^\</sup>dagger$  Applies only to the -1 version and only if V<sub>CC</sub> is between 4.75 V and 5.25 V



<sup>‡</sup> All typical values are  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

## SN54ALS245A, SN54AS245, SN74ALS245A, SN74AS245 **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SDAS272A – NOVEMBER 1994 – REVISED JANUARY 2003

## switching characteristics (see Figure 1)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | C <sub>i</sub><br>R' | L = 50 pl<br>1 = 500 <u>9</u><br>2 = 500 <u>9</u> | Ω,     | <b>V</b> , | UNIT |
|------------------|-----------------|----------------|----------------------|---|--------|------------|------|
|                  |                 |                | SN54AL               | S245A   | SN74AL |            |      |
|                  |                 |                | MIN                  | MAX   | MIN    | MAX        |      |
| t <sub>PLH</sub> | A or B          | B or A         | 1                    | 19  | 3      | 10         | ns   |
| t <sub>PHL</sub> | AUID            | BUIA           | 1                    | 14  | 3      | 10         | 115  |
| <sup>t</sup> PZH | ŌĒ              | A or B         | 2                    | 30  | 5      | 20         | ns   |
| t <sub>PZL</sub> | OE              | AOIB           | 2                    | 29  | 5      | 20         | 115  |
| <sup>t</sup> PHZ | ŌĒ              | A or B         | 2                    | 14  | 2      | 10         | ns   |
| <sup>t</sup> PLZ | ÜE .            | 7010           | 2                    | 30  | 4      | 15         | 115  |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## absolute maximum ratings over operating free-air temperature range (SN54AS245, SN74AS245) (unless otherwise noted)

| Supply voltage, V <sub>CC</sub>                        |            |                |
|--|------------|----------------|
| Input voltage, V <sub>I</sub> : All inputs             |            | 7 V            |
| I/O ports  |            | 5.5 V          |
| Package thermal impedance, $\theta_{JA}$ (see Note 1): | DW package | 58°C/W         |
| •••  | N package  | 69°C/W         |
|  | NS package | 60°C/W         |
| Storage temperature range                              |            | –65°C to 150°C |

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 2)

|                 |                                | SN54AS245 |     |     | SI  | 174AS24 | 15  | UNIT |
|-----------------|--------------------------------|-----------|-----|-----|-----|---------|-----|------|
|                 |                                | MIN       | NOM | MAX | MIN | NOM     | MAX | UNIT |
| VCC             | Supply voltage                 | 4.5       | 5   | 5.5 | 4.5 | 5       | 5.5 | V    |
| $V_{IH}$        | High-level input voltage       | 2         |     |     | 2   |         |     | V    |
| $V_{IL}$        | Low-level input voltage        |           |     | 8.0 |     |         | 0.8 | V    |
| I <sub>ОН</sub> | High-level output current      |           |     | -12 |     |         | -15 | mA   |
| loL             | Low-level output current       |           |     | 48  |     |         | 64  | mA   |
| TA              | Operating free-air temperature | -55       |     | 125 | 0   |         | 70  | °C   |

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN54ALS245A, SN54AS245, SN74ALS245A, SN74AS245 **ÓCTAL BUS TRÁNSCEIVERS WITH 3-STATE OUTPUTS**

SDAS272A - NOVEMBER 1994 - REVISED JANUARY 2003

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|   | DADAMETED      | TEST COM                                    | IDITIONS                  | SN                 | 154AS24          | 15    | SN                 | 174AS24          | 15    | LINIT |
|---|----------------|---|---------------------------|--------------------|------------------|-------|--------------------|------------------|-------|-------|
|   | PARAMETER      | TEST CON                                    | NDITIONS                  | MIN                | TYP <sup>†</sup> | MAX   | MIN                | TYP <sup>†</sup> | MAX   | UNIT  |
| ٧ıK   |                | V <sub>CC</sub> = 4.5 V,                    | $I_1 = -18 \text{ mA}$    |                    |                  | -1.2  |                    |                  | -1.2  | V     |
|   |                | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -2 \text{ mA}$  | V <sub>CC</sub> -2 | 2                |       | V <sub>CC</sub> -2 | !                |       |       |
| \ <sub>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</sub> |                |   | $I_{OH} = -3 \text{ mA}$  | 2.4                | 3.2              |       | 2.4                | 3.2              |       | V     |
| VOH   |                | $V_{CC} = 4.5 \text{ V}$                    | $I_{OH} = -12 \text{ mA}$ | 2                  |                  |       |                    |                  |       | v     |
|   |                |   | $I_{OH} = -15 \text{ mA}$ |                    |                  |       | 2                  |                  |       |       |
| V0:   |                | V <sub>CC</sub> = 4.5 V                     | $I_{OL} = 48 \text{ mA}$  |                    | 0.3              | 0.55  |                    |                  |       | V     |
| VOL   |                | VCC = 4.5 V                                 | $I_{OL} = 64 \text{ mA}$  | OL = 64 mA         |                  |       | 0.35               | 0.55             | , v   |       |
| ١.  | Control inputs | V <sub>CC</sub> = 5.5 V                     | V <sub>I</sub> = 7 V      |                    |                  | 0.1   |                    |                  | 0.1   | mA    |
| 11  | A or B ports   | VCC = 5.5 V                                 | V <sub>I</sub> = 5.5 V    |                    |                  | 0.1   |                    |                  | 0.1   | IIIA  |
| l   | Control inputs | V <sub>CC</sub> = 5.5 V,                    | V <sub>I</sub> = 2.7 V    |                    |                  | 50    |                    |                  | 20    | μΑ    |
| ΊΗ  | A or B ports‡  | VCC = 3.3 v,                                | V   = 2.7 V               |                    |                  | 70    |                    |                  | 70    | μΑ    |
| Ι <sub>Ι</sub> L                                  | Control inputs | V <sub>CC</sub> = 5.5 V,                    | V <sub>I</sub> = 0.4 V    |                    |                  | -0.5  |                    |                  | -0.5  | mA    |
| 'IL   | A or B ports‡  | VCC = 3.5 V,                                | V   = 0.4 V               | -0.75              |                  | -0.75 |                    |                  | -0.75 | ША    |
| IO§   |                | $V_{CC} = 5.5 \text{ V},$                   | V <sub>O</sub> = 2.25 V   | -50                |                  | -150  | -50                |                  | -150  | mA    |
|   |                |   | Outputs high              |                    | 62               | 97    |                    | 62               | 97    |       |
| Icc   |                | V <sub>CC</sub> = 5.5 V                     | Outputs low               |                    | 95               | 143   |                    | 95               | 143   | mA    |
|   |                |   | Outputs disabled          |                    | 79               | 123   |                    | 79               | 123   |       |

## switching characteristics (see Figure 1)


| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | C <sub>L</sub><br>R1<br>R2 | = 50 pF<br>= 500 =<br>2 000 = | 2,    | V,  | UNIT |
|------------------|-----------------|----------------|----------------------------|-------------------------------|-------|-----|------|
|                  |                 |                | SN54A                      | S245                          | SN74A |     |      |
|                  |                 |                | MIN                        | MAX                           | MIN   | MAX |      |
| t <sub>PLH</sub> | A or B          | B or A         | 2                          | 9.5                           | 2     | 7.5 | ns   |
| <sup>t</sup> PHL | AUID            | BULA           | 2                          | 9                             | 2     | 7   | 113  |
| <sup>t</sup> PZH | ŌĒ              | A or B         | 2                          | 11                            | 2     | 9   | ns   |
| <sup>t</sup> PZL | OE .            | AUID           | 2                          | 10.5                          | 2     | 8.5 | 115  |
| <sup>t</sup> PHZ | ŌĒ              | A or B         | 2                          | 7.5                           | 2     | 5.5 | ns   |
| <sup>t</sup> PLZ | UE              | 7010           | 2                          | 12                            | 2     | 9.5 | 119  |

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>†</sup> All typical values are V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.
§ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I<sub>OS</sub>.

### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





www.ti.com 14-Feb-2023

## **PACKAGING INFORMATION**

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan            | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5)         | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|---------------------------------|---------|
| 84030012A        | ACTIVE     | LCCC         | FK                 | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | 84030012A<br>SNJ54ALS<br>245AFK | Samples |
| 8403001RA        | ACTIVE     | CDIP         | J                  | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | 8403001RA<br>SNJ54ALS245AJ      | Samples |
| 8403001SA        | ACTIVE     | CFP          | W                  | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | 8403001SA<br>SNJ54ALS245AW      | Samples |
| SN54ALS245AJ     | ACTIVE     | CDIP         | J                  | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | SN54ALS245AJ                    | Samples |
| SN54AS245J       | ACTIVE     | CDIP         | J                  | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | SN54AS245J                      | Samples |
| SN74ALS245A-1DW  | ACTIVE     | SOIC         | DW                 | 20   | 25             | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | ALS245A-1                       | Samples |
| SN74ALS245A-1DWR | ACTIVE     | SOIC         | DW                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | ALS245A-1                       | Samples |
| SN74ALS245A-1N   | ACTIVE     | PDIP         | N                  | 20   | 20             | RoHS &<br>Non-Green | NIPDAU                        | N / A for Pkg Type | 0 to 70      | SN74ALS245A-1N                  | Samples |
| SN74ALS245A-1NSR | ACTIVE     | SO           | NS                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | ALS245A-1                       | Samples |
| SN74ALS245ADBR   | ACTIVE     | SSOP         | DB                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | G245A                           | Samples |
| SN74ALS245ADW    | ACTIVE     | SOIC         | DW                 | 20   | 25             | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | ALS245A                         | Samples |
| SN74ALS245ADWR   | ACTIVE     | SOIC         | DW                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | ALS245A                         | Samples |
| SN74ALS245ADWRG4 | ACTIVE     | SOIC         | DW                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | ALS245A                         | Samples |
| SN74ALS245AN     | ACTIVE     | PDIP         | N                  | 20   | 20             | RoHS &<br>Non-Green | NIPDAU                        | N / A for Pkg Type | 0 to 70      | SN74ALS245AN                    | Samples |
| SN74ALS245ANSR   | ACTIVE     | SO           | NS                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | ALS245A                         | Samples |
| SN74ALS245ANSRG4 | ACTIVE     | so           | NS                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | ALS245A                         | Samples |
| SN74AS245DW      | ACTIVE     | SOIC         | DW                 | 20   | 25             | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | AS245                           | Samples |
| SN74AS245N       | ACTIVE     | PDIP         | N                  | 20   | 20             | RoHS &<br>Non-Green | NIPDAU                        | N / A for Pkg Type | 0 to 70      | SN74AS245N                      | Samples |



www.ti.com 14-Feb-2023

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan            | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5)         | Samples |
|------------------|--------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|---------------------------------|---------|
|                  |        |              |                    |      |                |                     | (6)                           |                    |              |                                 |         |
| SN74AS245NSR     | ACTIVE | SO           | NS                 | 20   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | 74AS245                         | Samples |
| SNJ54ALS245AFK   | ACTIVE | LCCC         | FK                 | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | 84030012A<br>SNJ54ALS<br>245AFK | Samples |
| SNJ54ALS245AJ    | ACTIVE | CDIP         | J                  | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | 8403001RA<br>SNJ54ALS245AJ      | Samples |
| SNJ54ALS245AW    | ACTIVE | CFP          | W                  | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | 8403001SA<br>SNJ54ALS245AW      | Samples |
| SNJ54AS245FK     | ACTIVE | LCCC         | FK                 | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | SNJ54AS<br>245FK                | Samples |
| SNJ54AS245J      | ACTIVE | CDIP         | J                  | 20   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type | -55 to 125   | SNJ54AS245J                     | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Feb-2023

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS245A, SN54AS245, SN74ALS245A, SN74AS245:

Catalog: SN74ALS245A, SN74AS245

Military: SN54ALS245A, SN54AS245

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

| Device           | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ALS245A-1DWR | SOIC            | DW                 | 20 | 2000 | 330.0                    | 24.4                     | 10.8       | 13.3       | 2.7        | 12.0       | 24.0      | Q1               |
| SN74ALS245A-1NSR | so              | NS                 | 20 | 2000 | 330.0                    | 24.4                     | 8.4        | 13.0       | 2.5        | 12.0       | 24.0      | Q1               |
| SN74ALS245ADBR   | SSOP            | DB                 | 20 | 2000 | 330.0                    | 16.4                     | 8.2        | 7.5        | 2.5        | 12.0       | 16.0      | Q1               |
| SN74ALS245ADWR   | SOIC            | DW                 | 20 | 2000 | 330.0                    | 24.4                     | 10.8       | 13.3       | 2.7        | 12.0       | 24.0      | Q1               |
| SN74ALS245ANSR   | SO              | NS                 | 20 | 2000 | 330.0                    | 24.4                     | 8.4        | 13.0       | 2.5        | 12.0       | 24.0      | Q1               |
| SN74AS245NSR     | so              | NS                 | 20 | 2000 | 330.0                    | 24.4                     | 8.4        | 13.0       | 2.5        | 12.0       | 24.0      | Q1               |



www.ti.com 9-Aug-2022



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ALS245A-1DWR | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74ALS245A-1NSR | SO           | NS              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74ALS245ADBR   | SSOP         | DB              | 20   | 2000 | 356.0       | 356.0      | 35.0        |
| SN74ALS245ADWR   | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74ALS245ANSR   | SO           | NS              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74AS245NSR     | SO           | NS              | 20   | 2000 | 367.0       | 367.0      | 45.0        |

www.ti.com 9-Aug-2022

### **TUBE**




\*All dimensions are nominal

| Device          | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 84030012A       | FK           | LCCC         | 20   | 1   | 506.98 | 12.06  | 2030   | NA     |
| 8403001SA       | W            | CFP          | 20   | 1   | 506.98 | 26.16  | 6220   | NA     |
| SN74ALS245A-1DW | DW           | SOIC         | 20   | 25  | 507    | 12.83  | 5080   | 6.6    |
| SN74ALS245A-1N  | N            | PDIP         | 20   | 20  | 506    | 13.97  | 11230  | 4.32   |
| SN74ALS245ADW   | DW           | SOIC         | 20   | 25  | 507    | 12.83  | 5080   | 6.6    |
| SN74ALS245AN    | N            | PDIP         | 20   | 20  | 506    | 13.97  | 11230  | 4.32   |
| SN74AS245DW     | DW           | SOIC         | 20   | 25  | 507    | 12.83  | 5080   | 6.6    |
| SN74AS245N      | N            | PDIP         | 20   | 20  | 506    | 13.97  | 11230  | 4.32   |
| SNJ54ALS245AFK  | FK           | LCCC         | 20   | 1   | 506.98 | 12.06  | 2030   | NA     |
| SNJ54ALS245AW   | W            | CFP          | 20   | 1   | 506.98 | 26.16  | 6220   | NA     |
| SNJ54AS245FK    | FK           | LCCC         | 20   | 1   | 506.98 | 12.06  | 2030   | NA     |

# W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated