SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

description

The TPS5140 is a dc/dc controller that incorporates three synchronous-buck controllers and one nonsynchronous 12-V boost converter on one chip to power the voltage rails needed by notebook peripheral components. On-chip high-side and low-side synchronous rectifier drivers are integrated to drive less expensive N-channel power MOSFETs. The nonsynchronous boost converter includes the N channel power MOSFET and supports 120 mA for the PCMCIA power supply. The outputs are controlled independently and two of the synchronous-buck controllers operate 180 degrees out of phase, with the third lowering the input current ripple and allowing a smaller input capacitance to reduce power supply cost. For higher efficiency under all load conditions, the TPS5140 automatically adjusts each channel from the PWM mode to the skip mode independently. The skip mode enables a lower operating frequency and shortens the pulse width to the low side MOSFETs, thereby increasing the efficiency under light load conditions. To further extend battery life, the TPS5140 features dead-time control and very low quiescent current. Resistorless current protection and the fixed high-side driver voltage simplify the system design and reduce the external parts count.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2001, Texas Instruments Incorporated

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

typical design schematic

AVAILABLE OPTIONS

functional block diagram—whole block

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

functional block diagram—SMPS block

functional block diagram—boost 12-V block

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

functional block diagram—power good block

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

Terminal Functions

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

Terminal Functions(Continued)

detailed description

REF (1.185 V)

The reference voltage is used for setting the output voltage and voltage protection. This reference voltage is dropped down from the 5-V regulator. The tolerance is 1.5 % over the entire temperature range.

CH1, 2, 3 (synchronous buck controller)

The TPS5140 includes three synchronous buck controllers. CH2 and CH3 (5 V and 2.5 V) are operated in phase, but CH1 (3.3 V) is operated 180° out of phase from CH2 and CH3, but at the same frequency. All channels have separate standby and softstart control.

12-V boost converter

OUT_12V is a 12-V boost converter output . It can isolate V_I (5 V) and V_O fully.

5-V regulator

An internal linear voltage regulator is used for the high-side driver bootstrap voltage and as the source of V_{ref} . When the 5-V regulator is disconnected from the MOSFET drivers, it is used only for the source of V_{ref} . Since the input voltage is from 4.5 V to 28 V, this feature offers a fixed bootstrap voltage to simplify the drive design. The 5-V regulator is also used for powering the low side driver. The 5-V regulator is active if STBY VREF5 is high and has a tolerance of 4%.

detailed description (continued)

3.3-V regulator

TPS5140 has a 3.3-V linear regulator. The output is made from the internal 5 V regulator or external 5 V from REG5V_IN. The 3.3-V regulator has an output current limit. The maximum output current is 30 mA.

5-V switch

If the internal 5-V switch senses a 5-V input from the REG5V IN terminal, the internal 5-V linear regulator will be disconnected from the MOSFET drivers. The external 5 V will be used for both the low-side driver and the high-side bootstrap, thus increasing the efficiency.

auto PWM/SKIP

The PWM_SEL terminal selects either the auto PWM/SKIP or fixed PWM mode. If this terminal is lower than 0.5 V, the outputs operate in the fixed PWM mode. If 2.5 V (minimum) is applied, the outputs operate in auto PWM/SKIP mode. In the auto PWM/SKIP mode, the operation changes from the PWM mode to the SKIP mode automatically under light load conditions. Avoid using a MOSFET with very low r_{DS(on)} if the auto SKIP function is implemented.

error amp

All three synchronous buck channels have their own error amplifier to regulate the output. The error amplifier is used in the PWM mode for high output current conditions (> 0.2 A). Voltage mode control is implemented.

skip comparator

In skip mode, all three synchronous buck channels have their own hysteresis comparator to regulate the output voltages. The hysteresis voltage is set internally and typically at 8.5 mV. The delay from the comparator input to the driver output is typically 1.2 µs.

low-side driver

The low-side driver is designed to drive low-r $_{DS(on)}$ n-channel MOSFETs. The maximum drive voltage is 5 V from VREF5. Ch1, 2, and 3 MOSFET driver capability is 1.5 A, source and sink.

high-side driver

The high-side driver is designed to drive low-r_{DS(on)} n-channel MOSFETs. CH1 and CH2 MOSFET drivers have 1.2 A capability, source and sink. When configured as a floating driver, the bias voltage to the driver is developed from VREF5, limiting the maximum drive voltage between OUT_u and LL to 5 V. The maximum voltage that can be applied between LHx and OUTGND is 33 V.

dead time

Dead time prevents shoot-through current from flowing through the main power MOSFETs during switching transitions by actively controlling the turnon time of the MOSFETs drivers.

current protection

Current protection is achieved by sensing the drain-to-source voltage drop of the low-side power MOSFET during the low-side MOSFET's on time at OUTGND and LL. An external resistor between V_{CC} SENSE and TRIP terminal in series with the internal current source adjusts the current limit. When the voltage drop during the low-side MOSFET on-time is high enough, the current comparator triggers the current protection and the MOSFET drivers are turned off. After a programmable time delay, the SCP circuit latches off all MOSFET drivers. The internal current source tolerance is ±10%. CH2 monitors both high-side and low-side MOSFET voltage drops.

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

detailed description (continued)

OVP

For over voltage protection, the TPS5140 monitors INV terminal voltage. When the INV voltage becomes higher than 1.185 V (+12%), the OVP comparator output becomes high and the SCP timer starts to charge the SCP capacitor. After a programmable time delay, the SCP circuit forces CH1, 2, 3 high-side MOSFET drivers to latch off and the low-side MOSFET drivers to latch on.

UVP

For under voltage protection, the TPS5140 monitors INV terminal voltage. When the INV voltage becomes lower than 1.185 V (–18 %), the UVP comparator output becomes high and the SCP timer starts to charge the SCP capacitor. Also, when the current comparator of CH1, 2, 3 triggers the OCP, the UVP comparator detects the under voltage output and the SCP capacitor starts to charge. After the programmable time delay, the SCP circuit forces the CH1, 2, 3 MOSFET drivers to latch off.

SCP

When an OVP or UVP comparator output becomes high, the SCP circuit starts to charge the SCP capacitor. The charging source current value is different between OVP alert and UVP alert.

SCP source current (OVP) = SCP source current (UVP) \times 5

The threshold voltage of SCP comparator is 1.185 V.

power good

The power good output reports the output fail condition. PG comparators monitor an under voltage or over voltage of CH1, 2, 3, with a threshold of -7 % and 7 %. TPS5140 has an EXT_PG terminal, which can be used for the input of an external PG signal. Delay time is programmable by charging an external capacitor on the PG_DELAY terminal.

SOFTSTART1, 2, 3

Separate soft start terminals make it possible to customize the start-up time of each output. The voltage on the charging softstart capacitor gradually raises, limiting the surge current and voltage. A soft start is initiated when the STBY terminals are switched.

STBY1, 2, 3, 12V

CH1, 2, 3 and 12V can be switched into standby mode separately by grounding the STBY terminal.

STBY_VREF3.3, 5V

STBY_VREF3.3 shuts down the 3.3-V regulator by grounding the STBY_VREF3.3 terminal. When STBY_VREF5 is high, only the 5-V regulator is operating.

UVLO

When the input voltage exceeds 4 V, the IC is turned on and is ready to function. When the input voltage is lower than the turn on value, the IC is turned off. The typical hysteresis voltage is 40 mV.

phase inverter

The phase inverter controls the phase of CH1 and CH2, 3. CH2, 3 operate in the same phase as OSC. CH1 operates 180° out of phase from OSC. Out-of-phase operation enables a smaller input capacitor.

OVP (12-V boost converter)

The TPS5140 monitors over voltage of the12-V boost converter. When an output over voltage is detected, the timer starts to charge an external capacitor that is connected to the SCP terminal. After a programmable time delay, the SCP circuit forces all (CH1, 2, 3 and 12 V) MOSFET drivers to latch-off.

detailed description (continued)

UVP (12-V boost converter)

TPS5140 monitors output under voltage of the 12-V boost converter. When an output under voltage is detected, the timer starts to charge an external capacitor that is connected to the SCP terminal. After a programmable time delay, the SCP circuit forces all (CH1, 2, 3, and 12 V) MOSFETs drivers to latch off.

SOFTSTART_12V

An internal capacitor exists for 12-V soft start. If the soft start time needs to be extended, an external capacitor should be connected to this terminal. The12-V boost converter must start when REG5V_IN terminal is over 4.5 V.

current limit of 12-V boost converter

The 12-V boost current limit monitors the current flowing through the internal MOSFET. When the voltage drop across the internal N-channel MOSFET is high enough during its on time, the current limit circuit forces the internal N-channel MOSFET to turn off.

PHASE_12V

The 12-V boost converter does not typically require phase compensation. If there is reason to change the phase, the 12-V boost converter can be phase compensated by inserting external resistors and capacitors to GND. Otherwise, the PHASE_12V terminal should be left open.

logic charts

Table 1. Logic Chart1

† During softstart, PGOUT is active low.

Table 2. Logic Chart2

‡ To disable VREF5, all STBY1, 2, 3, STBY_VREF3.3 and STBY_VREF5 must be L.

Table 3. Logic Chart3

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

PGOUT timing chart

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the network ground terminal.

- 2. This rating is specified at duty = 10% on output rise and fall each pulse. Each pulse width (rise and fall) for the peak current should not exceed 2 µs.
- 3. See Dissipation Rating Table for free-air temperature range above 25°C.

DISSIPATION RATING TABLE

recommended operating conditions

‡ The recommended maximum operating frequency is typically 300 kHz.

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 7 V (unless otherwise noted)

reference voltage

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 7 V (unless otherwise noted) (continued)

oscillator

error amplifier

duty control

control

5-V internal switch

VREF5

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 7 V (unless otherwise noted) (continued)

VREF3.3

output

softstart

output voltage monitor

whole device

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

The design shown in this data sheet is a reference design for system power of notebook PC applications. An evaluation module (EVM), TPS5140EVM-172 (SLVP172), is available for customer testing and evaluation. The intent is to allow a customer to fully evaluate the given design using the plug-in EVM supply shown here. For subsequent customer board revisions, the EVM design can be copied onto the users' PCB to shorten design cycle. The following key design procedures will aid in the design of the notebook PC power supply using the TPS5140.

EVM input and outputs

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

Figure 44. EVM Schematic

APPLICATION INFORMATION

SMPS (synchronous mode power supply)

output voltage setpoint calculation

The reference voltage and the voltage divider set the output voltage. In the TPS5140, the reference voltage is 1.185 V, and the divider is composed of two resistors in the EVM design that are R01A, R01B and R02A, R02B, or R10A, R10B and R11A, R11B, or R06A, R06B and R05A, R05B. The equation for the setpoint is:

$$
R1 = \frac{R2 \times (V_O - V_{ref})}{V_{ref}}
$$

where R1 is the top resistor (kΩ) (R01A and R01B, R10A and R10B or R06A and R06B); R2 is the bottom resistor (kΩ) (R02A and R02B, R11A and R11B or R05A and R05B); V_O is the required output voltage (V); V_{ref} is the reference voltage (1.185 V in TPS5140).

Example: R2 = 10 kΩ; V_{ref} = 1.185 V; V_O = 5 V, then R1 = 32.19 kΩ

Some of the most popular output voltage setpoints are calculated in the table below:

If user changes the resistor value, the R2 (bottom) value should be over 10 kΩ due to the phase compensation.

output inductor ripple current

The output inductor current l_(ripple) can affect not only the efficiency, but also the output voltage ripple. The equation is exhibited below:

$$
I_{(ripple)} = \frac{V_I - V_O - I_O \times (r_{DS(on)} + R_L)}{L_{(out)}} \times D \times t_S
$$

where ripple is the peak-to-peak ripple current (A) through the inductor; V_I is the input voltage (V); V_O is the output voltage (V); I_O is the output current; r_{DS(on)} is the on-time resistance of the MOSFET (Ω); R_L is the parasitic resistance of the inductor; D is the duty cycle; and t_s is the switching period (s). From the equation, it can be seen that the current ripple can be adjusted by changing the output inductor value.

Example: If V_I = 10 V; V_O = 5 V; I_O = 5 A; r_{DS(on)} = 26 mΩ; R_L = 5 mΩ; D = 0.50; t_s = 4 μs; L_(out) = 6.1 μH, then the ripple current $I_{(ripole)} = 1.589$ A.

output capacitor RMS current

Assuming the inductor ripple current goes completely through the output capacitor to ground, the RMS current in the output capacitor can be calculated as:

$$
I_{\text{O(rms)}} = I_{\text{(ripple)}} \times \frac{\sqrt{3}}{6}
$$

where $I_{O(rms)}$ is the maximum RMS current in the output capacitor (A) and $I_{(ripole)}$ is the peak-to-peak inductor ripple current (A).

Example: I_(ripple)= 1.589 A, so I_{O(rms)} = 0.459 A

APPLICATION INFORMATION

SMPS (synchronous mode power supply) (continued)

input capacitor RMS current

Assuming the input current goes completely into the input capacitor to the power ground, the RMS current in the input capacitor can be calculated as:

$$
I_{I(rms)} = \sqrt{I_0^2 \times D \times (1-D)}
$$

where $I_{(rms)}$ is the input RMS current in the input capacitor (A), I_O is the output current (A), and D is the duty cycle. From the equation, it can be seen that the highest input RMS current usually occurs at the lowest input voltage, so it is the worst case design for input capacitor ripple current.

Example: $I_{\Omega} = 5$ A; D = 0.50

Then, $I_{I(rms)} = 2.5$ A.

soft start

The soft start timing can be adjusted by selecting the soft start capacitor value. The equation is exhibited below:

$$
C(soft) = \frac{2.3 \times T(soft)}{1.185}
$$

where C(soft) is the soft start capacitor (μ F) (C19, C03 or C08 in EVM design), and T(soft) is the start up time (s).

Example: $T(\text{soft}) = 5 \text{ ms}$, so $C(\text{soft}) = 0.01 \mu\text{F}$.

current limit protection

The current limit in the TPS5140 on each channel is set using an internal current source and an external resistor (R09, R08 or R07). The sensed low-side MOSFET drain-to-source voltage is compared to the set point. If the voltage exceeds the limit, the internal oscillator is activated, and it continuously resets the current limit until the over-current condition is removed or SCP latches outputs off (see timer-latch SCP). The equation below should be used for calculating the external resistor value for the current protection set point. Also, only CH2 monitors both high-side and low-side MOSFET drain-to-source voltage.

$$
R \text{(cl)} = \frac{r_{DS \text{(on)}} \times \left(I_{\text{(trip)}} + \frac{I_{\text{(ripple)}}}{2} \right)}{0.000013}
$$

where $R_{(c)}$ is the external current limit resistor (R09, R08 or R07), and $r_{DS(on)}$ is the low side MOSFET (Q02, Q03 or Q05) on-time resistance. I_(trip) is the required current limit and I_(ripple) is the peak-to-peak output inductor current.

Example: $r_{DS(on)}$ = 26 mΩ, I(trip) =7 A, I_(ripple) = 1.589 A, so R_(cl) = 16 kΩ.

APPLICATION INFORMATION

SMPS (synchronous mode power supply) (continued)

timer-latch SCP

The TPS5140 includes the function of the fault latch with timer to latch the MOSFET driver after constant time passes since the unusual condition of the output was detected. When the OVP or UVP comparator detects a fault condition, the timer starts to charge the SCP capacitor (C06), which is connected to the SCP terminal. If the SCP terminal goes up to 1.185 V, the fault latch is set.

\bullet **over current protection and under voltage protection**

When the current limit circuit limits the output current, then the output voltage will go below the target output voltage and the UVP comparator detects a fault condition. The timer starts to charge the SCP capacitor when the UVP comparator detects the output under voltage and the fault latch will be set after $T_{(uvp|atch)}$ has past. When UVP is latched, all output MOSFET drivers of the TPS5140 turn *OFF*. The equation below should be used for calculating the $T_{(uvplatch)}$:

$$
C_{(scp)} = \frac{2.3 \times T_{(uvplatch)}}{1.185}
$$

\bullet **over voltage protection**

When OVP comparator detects the output over voltage, the timer starts to charge the SCP capacitor, and the fault latch will be set after T_(ovplatch) has past. In case of OVP-latch, the high-side drivers of both channels are forced OFF and the low-side drivers of both channels are forced ON. The equation below should be used for calculating the $T_{(ovplatch)}$:

$$
C_{(SCP)} = \frac{11.5 \times T_{(ovplatch)}}{1.185}
$$

where $C_{(scp)}$ is the external capacitor, $T_{(uvplatch)}$ is time from the UVP detection to latch, and $T_{(ovplatch)}$ is the time from OVP detection to latch.

Example: $T_{(uvplatch)} = 515 \mu s$, $T_{(ovplatch)} = 103 \mu s$, so $C_{(scp)} = 0.001 \mu F$

notice—usage of timer-latch

The SCP should not be set to a lower voltage (or GND) while the device is holding the latch-off status of the OVP or UVP. If the SCP terminal is manually set to a lower voltage in this term, an output overshoot may occur. The TPS5140 must be reset by grounding the STBY1,2,3 and STBY_VREF5,3.3 or by dropping the V_{CC} below the UVLO voltage.

disablement the protection function

When debugging the circuit once preliminary calculations have been performed, the evaluation may be hampered because the protection circuitry does not operate properly. In this case, the TPS5140 is able to invalidated the protection circuits for debugging.

OCP: Removing the resistor for the current limit and opening the TRIP terminal can disable the OCP. OVP, UVP: Grounding the SCP terminal can disable the OVP and UVP.

APPLICATION INFORMATION

3.3 V linear regulator

The VREF3.3 terminal is the output of the 3.3-V linear regulator. The VREF3.3 terminal should be connected to an output capacitor. A ceramic capacitor of 4.7 µF is recommended for stability of the output voltage.

REG5V_IN

The REG5V_IN terminal should be connected to the external 5 V (output of CH2), to decrease the power dissipation. Also, this terminal has an OVP comparator. If this terminal voltage exceeds a threshold voltage, the timer starts to charge the SCP capacitor, and all of output is forced to OFF.

12 V boost up converter

The TPS5140 has a boost up converter (12 V). The inductor (L4) which uses this boost up converter should be connected to the external 5 V. Also, the inductor value is recommended to be 22μ H. The OUT_12V terminal should be connected to the output capacitor. A ceramic capacitor of 10 μ F is recommended for stability of the output voltage. It is also recommended that a ceramic capacitor (around $0.1 \mu F$) be connected between the IN_12V terminal and the GND_UP terminal.

soft start 12 V

This soft start terminal is connected to the internal capacitor. To extend the soft start time, this terminal should be connected to the external capacitor. The equation is:

$$
(30 + C_{(ext)}) \times 1.185 = 3.8 \times T_{(soft_12V)}
$$

where C_(ext) is the 12-V soft start capacitor (pF) and T_(soft 12V) is the start-up time (ms).

Example: $C_{(ext)} = 33$ pF, so $T_{(soft 12V)} = 19.6$ ms

APPLICATION INFORMATION

phase compensation for 12-V boost

The 12-V boost up converter is compensated to the phase margin. If the output components are changed, the phase margin will change. Therefore, the phase margin needs to be compensated. A resistor and capacitor should be connected in series from the PHASE_12V terminal to GND. If the inductor used is 22 µH and the output capacitor is 10 µF (ceramic), there is no need to compensate. The equivalent circuit of the 12-V boost is shown in Figure 45.

APPLICATION INFORMATION

auto PWM/SKIP

Auto PWM/SKIP function monitors the drain-source voltage of the low-side MOSFET.

In the PWM mode to SKIP mode, when output currents decrease, the negative voltage between LL to GND is decreasing. If this voltage is positive voltage to GND, the auto SKIP circuit detects the SKIP mode. After a fixed time, the controller changes to SKIP mode.

In the SKIP mode to PMW mode, when output currents increase, the positive voltage between LL to GND is decreasing. In the SKIP mode, the auto PWM detect circuit has an offset voltage of about 20 mV. If the positive voltage between LL to GND decreases and becomes negative beyond the offset voltage of the GND level, then the auto PWM circuit detects the PWM mode, and the controller changes to the PWM mode.

Figure 46. Timing Chart for the Auto PWM/SKIP Mode Function

APPLICATION INFORMATION

layout guidelines

Good power supply results will only occur when care is given to proper design and layout. Layout will affect noise pickup and generation yet cause a good design to perform with less than expected results. With a range of currents from milliamps to tens of amps, good power supply layout is much more difficult than most general PCB designs. The general design should proceed from the switching node to the output, then back to the driver section and, finally, parallel the low-level components. Below are several specific points to consider before the layout of a TPS5140 design begins.

- \bullet ANAGND and DRVGND should be isolated as much as possible.
- \bullet All sensitive analog components should reference to ANAGND. Terminals INV1/2/3, REF, CT, GND, SCP, and SOFTSTART1/2/3/12V should be placed in ANAGND.
- \bullet Ideally, all of the area under TPS5140 is also ANAGND.
- \bullet The source of the low-side MOSFETs should not be placed in the trace from ANAGND to DRVGND otherwise ANAGND is under the influence of output noise.
- \bullet The switch transitions in one channel may disturb the operation of other channels. So, the impedance between V_{CC} and GND wiring pattern should be as small as possible.
- \bullet The PCB is a four-layer pattern. This should be composed of power plane, power ground plane, signal ground plane, and signal plane.

Figure 47. SLVP172 Four Layer PCB Diagram

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

- \bullet DRVGND will connect to the main ground plane, close to the source of the low-side MOSFET.
- \bullet OUTGND1/2/3 should be placed close to the source of low-side MOSFET.
- \bullet The parallel Schottky diode, the high frequency bypass capacitors for MOSFETs, and the source of the low-side MOSFETs should be placed as close to each other as possible.

Figure 48. SLVP172 Low-Side MOSFETs Diagram

APPLICATION INFORMATION

- \bullet Connections from the drivers to the gate of the power FETs should be as short and as wide as possible to reduce stray inductance. This becomes more critical if the external gate resistors are not being used. In addition, when dealing with current limit noise when using a MOSFET with a large input capacitance, a gate resistor should be inserted on the high side MOSFET to reduce the switching noise of the MOSFET.
- \bullet The connection from LL to the power FETs should be as short as and wide as possible.

Figure 49. Connections From the Drivers to the Gate Diagram

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

- \bullet The bypass capacitor for V_{CC} should be placed close to the TPS5140.
- \bullet The bulk storage capacitors across V_l should be placed close to the power FETs. High-frequency bypass capacitors should be placed in parallel with the bulk capacitors and connected close to the drain of the high-side FET and to the source of the low-side FET.
- \bullet Current limit set resistors must be connected to the drain of the high-side FET. A 0.1-µF capacitor should be placed in parallel with these resistors to align the phase between the drain of high-side FETs and the trip pin.

Figure 50. Bypass Capacitor Diagram

APPLICATION INFORMATION

- \bullet The capacitor for VREF5 should be placed close to the TPS5140.
- \bullet The bootstrap capacitor (connected from LH to LL) should be placed close to the TPS5140.
- \bullet LH and LL should be routed close to each other to minimize differential mode noise coupling to these traces.
- \bullet The VREF5 capacitor should be placed close to DRVGND.
- \bullet LH and LL should not be routed near the control pin area. (ex. INV, FB, REF, etc.)

Figure 51. VREF5 Capacitor Diagram

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

- \bullet The output voltage sensing trace should be isolated by either ground trace.
- \bullet The output voltage sensing trace should not be routed under the inductors on same layer of the PCB.
- \bullet The feedback components should be isolated from the output components such as MOSFETs, inductors, and output capacitors. Otherwise noise from the output components may couple into the feedback signal lines.
- \bullet The resistors for the output voltage set point should be connected to ANAGND.
- \bullet INV1/2/3 line should be as short as possible.

Figure 52. Output Voltage Diagram

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

Figure 71

Figure 72

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

Figure 75

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

2.5 V OUTPUT VOLTAGE RIPPLE

Figure 80

5 V OUTPUT VOLTAGE RIPPLE

Figure 82

Figure 81

12 V OUTPUT VOLTAGE RIPPLE

Figure 83

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

Figure 84

Figure 86

2.5 V OUTPUT VOLTAGE LOAD TRANSIENT RESPONSE

Figure 85

3.3 V OUTPUT VOLTAGE LOAD TRANSIENT RESPONSE

Figure 87

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

Figure 88

5 V OUTPUT VOLTAGE LOAD TRANSIENT RESPONSE

Figure 89

Table 4. Bill of Materials

APPLICATION INFORMATION

Table 4. Bill of Materials (Continued)

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

Table 4. Bill of Materials (Continued)

Table 5. Vendor and Source Information

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

EVM Layout

Top Layer Figure 90. EVM Top Layer

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

EVM Layout (continued)

Figure 91. EVM Second Layer

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

EVM Layout (continued)

Figure 92. EVM Third Layer

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

APPLICATION INFORMATION

EVM Layout (continued)

Figure 93. EVM Bottom Layer (Top View)

SLVS305A – DECEMBER 2000 – REVISED JANUARY 2001

MECHANICAL DATA

PAG (S-PQFP-G64) PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com www.ti.com 5-Oct-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated