www.ti.com

11.3 Gbps Limiting Transimpedance Amplifier With RSSI

Check for Samples: ONET8541T

FEATURES

- 9 GHz Bandwidth
- 4 kΩ Differential Small Signal Transimpedance
- -20dBm Sensitivity
- 0.95 µA_{RMS} Input Referred Noise
- 2.5 mA_{PP} Input Overload Current
- · Received Signal Strength Indication (RSSI)
- · 90 mW Typical Power Dissipation
- CML Data Outputs with On-Chip 50 Ω Back-Termination
- On Chip Supply Filter Capacitor

Single 3.3 V Supply

• Die Size: 870 μm × 1036 μm

APPLICATIONS

- 10G Ethernet
- 8G and 10G Fibre Channel
- 10G EPON
- SONET OC-192
- 6G CPRI and OBSAI
- PIN Preamplifier Receivers

DESCRIPTION

The ONET8541T is a high-speed, high gain, limiting transimpedance amplifier used in optical receivers with data rates up to 11.3Gbps. It features low input referred noise, 9GHz bandwidth, $4k\Omega$ small signal transimpedance, and a received signal strength indicator (RSSI).

The ONET8541T is available in die form, includes an on-chip V_{CC} bypass capacitor and is optimized for packaging in a TO can.

The ONET8541T requires a single 3.3V ±10% supply and its power efficient design typically dissipates less than 90mW. The device is characterized for operation from –40°C to 100°C case (IC back side) temperature.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

BLOCK DIAGRAM

A simplified block diagram of the ONET8541T is shown in Figure 1.

The ONET8541T consists of the signal path, supply filters, a control block for dc input bias, automatic gain control (AGC) and received signal strength indication (RSSI). The RSSI provides the bias for the TIA stage and the control for the AGC.

The signal path consists of a transimpedance amplifier stage, a voltage amplifier, and a CML output buffer. The on-chip filter circuit provides a filtered V_{CC} for the PIN photodiode and for the transimpedance amplifier.

The dc input bias circuit and automatic gain control use internal low pass filters to cancel the dc current on the input and to adjust the transimpedance amplifier gain. Furthermore, circuitry is provided to monitor the received signal strength.




Figure 1. Simplified Block Diagram of the ONET8541T



BOND PAD ASSIGNMENT

The ONET8541T is available in die form. The locations of the bondpads are shown in Figure 2.




Figure 2. Bond Pad Assignment of ONET8541T

PIN FUNCTIONS

			THETOROTIONS					
F	PIN		DESCRIPTION					
NAME	NO.	TYPE	DESCRIPTION					
GND	1, 3, 6, 10 14, 16 – 18	Supply	Circuit ground. All GND pads are connected on die. Bonding all pads is optional; however, for optimum performance a good ground connection is mandatory.					
OUT+	2	Analog output	Non-inverted CML data output. On-chip 50Ω back-terminated to V_{CC} .					
VCC_OUT	4	Supply	2.97V–3.63V supply voltage for the voltage and CML amplifiers.					
VCC_IN	5	Supply	2.97V–3.63V supply voltage for input TIA stage.					
FILTER	7, 9	Analog	Bias voltage for photodiode cathode. These pads are internally connected to an 220Ω resistor to V_{CC} and a filter capacitor to ground (GND).					
IN	8	Analog input	Data input to TIA (photodiode anode).					
NC	11	No Connect	Do not connect					
RSSI_IB	12	Analog output	Analog output current proportional to the input data amplitude. Indicates the strength of the received signal (RSSI) if the photo diode is biased from the TIA. Connected to an external resistor to ground (GND). For proper operation, ensure that the voltage at the RSSI pad does not exceed $V_{CC} = 0.65V$. If the RSSI feature is not used this pad should be left open.					
RSSI_EB	13	Analog output	Optional use when operated with external PD bias (e.g. APD). Analog output current proportional to the input data amplitude. Indicates the strength of the received signal (RSSI). Connected to an external resistor to ground (GND). For proper operation, ensure that the voltage at the RSSI pad does not exceed $V_{CC} - 0.65V$. If the RSSI feature is not used this pad should be left open.					
OUT-	15	Analog output	Inverted CML data output. On-chip 50Ω back-terminated to V_{CC} .					



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC_IN} , V _{CC_OUT}	Supply voltage (2)	-0.3	4.0	V
V _{FILTER1} , V _{FILTER2} , V _{OUT+} , V _{OUT-} , V _{RSSI_IB} , V _{RSSI_EB}	Voltage at FILTER1, FILTER2, OUT+, OUT-, RSSI_IB, RSSI_EB ⁽²⁾	-0.3	4.0	V
I _{IN}	Current into IN	-0.7	3.5	mA
I _{FILTER}	Current into FILTER1, FILTER2	-8	8	mA
I _{OUT+} , I _{OUT-}	Continuous current at outputs	-8	8	mA
ECD	ESD rating at all pins except input IN	2		kV (HBM)
ESD	ESD rating at input IN	0.5		kV(HBM)
T _{J,max}	Maximum junction temperature		125	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		2.97	3.3	3.63	V
T_A	Operating backside die temperature		-40		100 ⁽¹⁾	°C
L _{FILTER} , L _{IN}	Wire-bond inductor at pins FILTER and IN			0.3	0.5	nΗ
C _{PD}	Photodiode capacitance			0.2		pF

^{(1) 105°}C maximum junction temperature

DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted). Typical values are at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage		2.97	3.3	3.63	V
I _{VCC}	Cupply ourrent	Input current i _{IN} < 1000 μA _{PP}		27	40 ⁽¹⁾	A
	Supply current	Input current i _{IN} < 2500 μA _{PP}			45 ⁽¹⁾	mA
V _{IN}	Input bias voltage		0.75	0.85	0.98	V
R _{OUT}	Output resistance	Single-ended to V _{CC}	40	50	60	Ω
R _{FILTER}	Photodiode filter resistance			220		Ω

(1) Including RSSI current

⁽²⁾ All voltage values are with respect to network ground terminal.



AC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted). Typical values are at $V_{CC} = +3.3$ V and $T_A = 25$ °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Z ₂₁	Small signal transimpedance	Differential output; Input current $i_{IN} = 20 \mu A_{PP}$	2500	4000		Ω
f _{HSS,3dB}	Small signal bandwidth	$i_{IN} = 16 \mu A_{PP}$ (1)	7	9		GHz
f _{L,3dB}	Low frequency –3 dB bandwidth	16 μA < i _{IN} < 2000 μA _{PP}		30	100	kHz
i _{N,IN}	Input referred RMS noise	10 GHz bandwidth (2)		0.95	1.4	μΑ
S _{US}	Unstressed sensitivity	10.3125 Gbps, PRBS31 pattern, 1310 nm, BER 10 ⁻¹²		-20		dBm
D.I.	Deterministic litter	25 μA _{PP} < i _{IN} < 500 μA _{PP} (10.3125 Gbps, K28.5 pattern)		6	12	
DJ	Deterministic jitter	$500 \mu A_{PP} < i_{IN} < 2000 \mu A_{PP}$ (10.3125 Gbps, K28.5 pattern)		6	14	ps _{PP}
DJ _{OL}	Overload deterministic jitter	2000 μ A_{PP} < i_{IN} < 2500 μ A_{PP} (10.3125 Gbps, K28.5 pattern)		7	16	ps _{PP}
$V_{OUT,D,MAX}$	Maximum differential output voltage	Input current i _{IN} = 500 μA _{PP}	180	300	420	mV_{PP}
A _{RSSI_IB}	RSSI gain internal bias	Resistive load to GND ⁽³⁾	0.48	0.5	0.52	A/A
	RSSI internal bias output offset current (no light) (4)		2	7	16	μA
A _{RSSI_EB}	RSSI gain external bias	Resistive load to GND ⁽³⁾	0.43		0.6	A/A
	RSSI external bias output offset current (no light)			25		μA
PSNR	Power supply noise rejection	F < 10 MHz ⁽⁵⁾ , Supply filtering according to SFF8431		-15		dB

⁽¹⁾ The small signal bandwidth is specified over process corners, temperature, and supply voltage variation. The assumed photodiode capacitance is 0.2 pF and the bond-wire inductance is 0.3 nH. The small signal bandwidth strongly depends on environmental parasitics. Careful attention to layout parasitics and external components is necessary to achieve optimal performance.

(2) Input referred RMS noise is (RMS output noise)/ (gain at 100 MHz).

⁽³⁾ The RSSI output is a current output, which requires a resistive load to ground (GND). The voltage gain can be adjusted for the intended application by choosing the external resistor; however, for proper operation, ensure that the voltage at RSSI does not exceed V_{CC} – 0.65V.

⁽⁴⁾ Offset is added to improve accuracy below 5µA. When measured without input current (no light) the offset can be subtracted as a constant offset from RSSI measurements.

⁽⁵⁾ PSNR is the differential output amplitude divided by the voltage ripple on supply; no input current at IN.



DETAILED DESCRIPTION

SIGNAL PATH

The first stage of the signal path is a transimpedance amplifier which converts the photodiode current into a voltage. If the input signal current exceeds a certain value, the transimpedance gain is reduced by means of a nonlinear AGC circuit to limit the signal amplitude.

The second stage is a limiting voltage amplifier that provides additional limiting gain and converts the single ended input voltage into a differential data signal. The output stage provides CML outputs with an on-chip 50Ω back-termination to V_{CC} .

FILTER CIRCUITRY

The FILTER pins provide a filtered V_{CC} for a PIN photodiode bias. The on-chip low pass filter for the photodiode is implemented using a filter resistor of 220 Ω and a capacitor. The corresponding corner frequency is below 5MHz. The supply voltages for the transimpedance amplifier are filtered by means of on-chip capacitors, thus avoiding the necessity to use an external supply filter capacitor. The input stage has a separate V_{CC} supply (VCC_IN) which is not connected on chip to the supply of the limiting and CML stages (VCC_OUT).

AGC AND RSSI

The voltage drop across the internal photodiode supply-filter resistor is monitored by the bias and RSSI control circuit block in the case where a PIN diode is biased using the FILTER pins.

If the dc input current exceeds a certain level then it is partially cancelled by means of a controlled current source. This keeps the transimpedance amplifier stage within sufficient operating limits for optimum performance.

The automatic gain control circuitry adjusts the voltage gain of the AGC amplifier to ensure limiting behavior of the complete amplifier.


Finally this circuit block senses the current through the filter resistor and generates a mirrored current that is proportional to the input signal strength. The mirrored current is available at the RSSI_IB output and can be sunk to ground (GND) using an external resistor. For proper operation, ensure that the voltage at the RSSI_IB pad does not exceed $V_{\rm CC} = 0.65V$.

If an APD or PIN photodiode is used with an external bias then the RSSI_EB pin should be used. However, for greater accuracy under external photo diode biasing conditions, it is recommended to derive the RSSI from the external bias circuitry.




TYPICAL OPERATION CHARACTERISTICS

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)




SMALL SIGNAL TRANSIMPENDANCE **AMBIENT TEMPERATURE** 8000 7000 6000 Transimpedance - □ 5000 4000 3000 2000 1000 -20 20 40 100 -40 T_A - Ambient Temperature - °C

SMALL SIGNAL TRANSFER



SMALL SIGNAL BANDWIDTH


Figure 4.





TYPICAL OPERATION CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)









Figure 8.






Figure 9.




Figure 10.



TYPICAL OPERATION CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

OUTPUT EYE-DIAGRAM AT 10.3 GBPS AND 20 μA_{PP} INPUT CURRENT




Figure 11.

OUTPUT EYE-DIAGRAM AT 10.3 GBPS AND 100 μ A_{PP} INPUT CURRENT




Figure 12.

OUTPUT EYE-DIAGRAM AT 10.3 GBPS AND 500 μA_{PP} INPUT CURRENT




Figure 13.

OUTPUT EYE-DIAGRAM AT 10.3 GBPS AND 2 mA_{PP} INPUT CURRENT




Figure 14.



APPLICATION INFORMATION

Figure 15 shows the ONET8541T used in a typical fiber optic receiver using the internal photodiode bias. The ONET8541T converts the electrical current generated by the PIN photodiode into a differential output voltage. The FILTER inputs provide a dc bias voltage for the PIN that is low pass filtered by the combination of an internal 220Ω resistor and a capacitor. Because the voltage drop across the 220Ω resistor is sensed and used by the bias circuit, the photodiode must be connected to the FILTER pads for the bias to function correctly.

The RSSI output is used to mirror the photodiode output current and can be connected via a resistor to GND. The voltage gain can be adjusted for the intended application by choosing the external resistor; however, for proper operation of the ONET8541T, ensure that the voltage at RSSI never exceeds $V_{CC}-0.65V$. If the RSSI output is not used while operating with internal PD bias, it should be left open.

The OUT+ and OUT- pins are internally terminated by 50Ω pull-up resisters to VCC. The outputs must be ac coupled, for example by using $0.1\mu\text{F}$ capacitors, to the succeeding device.




Figure 15. Basic Application Circuit for PIN Receivers

ASSEMBLY RECOMMENDATIONS

Careful attention to assembly parasitics and external components is necessary to achieve optimal performance.

Recommendations that optimize performance include:


- 1. Minimize the total capacitance on the IN pad by using a low capacitance photodiode and paying attention to stray capacitances. Place the photodiode close to the ONET8541T die in order to minimize the bond wire length and thus the parasitic inductance.
- 2. Use identical termination and symmetrical transmission lines at the ac coupled differential output pins OUT+



and OUT-.

3. Use short bond wire connections for the supply terminals VCC_IN, VCC_OUT, and GND. Supply voltage filtering is provided on chip but filtering may be improved by using an additional external capacitor.

CHIP DIMENSIONS AND PAD LOCATIONS



Die Thickness: 203 ± 13 μ m

Pad Dimensions: 105 μ m \times 65 μ m Die Size: 870 \pm 40 μ m \times 1036 \pm 40 μ m

PAD	COORDINATES (referenced to pad 1)		SYMBOL	TYPE	DESCRIPTION		
	x (µm)	y (µm)					
1	0	0	GND	Supply	Circuit ground		
2	0	-115	OUT+	Analog output	Non-inverted data output		
3	0	-230	GND	Supply	Circuit ground		
4	0	-460	VCC_OUT	Supply	3.3V supply voltage		
5	0	-575	VCC_IN	Supply	3.3V supply voltage		
6	115.5	-728	GND	Supply	Circuit ground		
7	225.5	FILTER1 Analog Bias voltage for photodiode		Bias voltage for photodiode			
8	335.5	-728	IN	Analog input	Data input to TIA		
9	445.5	-728	FILTER2	Analog	Bias voltage for photodiode		
10	555.5	-728	GND	Supply	Circuit ground		
11	665.5	-728	NC	No connect	Do not connect		
12	671	-575	RSSI_IB	Analog output	RSSI output signal for internally biased receivers		
13	671	-460	RSSI_EB	Analog output	RSSI output signal for externally biased receivers		
14	671	-230	GND	Supply	Circuit ground		
15	671	-115	OUT-	Analog output	Inverted data output		
16	671	0	GND	Supply	Circuit ground		
17	393	109	GND	Supply	Circuit ground		



PAD		DINATES ed to pad 1)	SYMBOL	TYPE	DESCRIPTION
	x (µm)	y (µm)			
18	278	109	GND	Supply	Circuit ground

TO46 LAYOUT EXAMPLE

An example for a layout using a ground-signal-ground (GSG) type pin photodiode in a 5 pin TO46 can is shown in Figure 16. Figure 17 shows an example with a PIN photodiode having two contacts on the topside.




Figure 16. TO46 5 Pin Layout Using the ONET8541T with a GSG PIN Diode






Figure 17. TO46 5 Pin Layout Using the ONET8541T with a Two Contact PIN Diode



REVISION HISTORY

Cł	Changes from Original (July 2011) to Revision A	Page
•	Changed die size	1
•	Changed die size	11



PACKAGE OPTION ADDENDUM

24-Apr-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ONET8541TY	ACTIVE	DIESALE	Y	0	360	TBD	Call TI	Call TI	-40 to 100		Samples
ONET8541TYS4	ACTIVE	WAFERSALE	YS	0	1	TBD	Call TI	Call TI	-40 to 100		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated