

## GENERAL DESCRIPTION

The XRP6336, a triple  $\mu$ Power supervisory circuit, is a microprocessor reset supervisory circuit with multiple reset voltages.

The XRP6336 provides low voltage monitoring ability for up-to three supplies with two precision factory-set thresholds and one user defined custom threshold. This circuit performs a single function: if any of the input supply voltages drops below its associated threshold, reset outputs are asserted. The XRP6336 offers power fail and watchdog functionalities.

The XRP6336 is offered in a RoHS compliant, lead free 8-pin TSOT package and is fully specified over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature range.

## APPLICATIONS

- **Power Supplies Monitoring**
- **DSPs/FPGAs Supplies Monitoring**

## FEATURES

- **Low operating voltage of 1.6V**
- **Low operating current of 20 $\mu$ A typical**
- **Monitors up to 3 supplies simultaneously**
- **Adjustable inputs monitor down to 0.5V**
- **Reset asserted down to 0.9V**
- **4% accuracy over temperature range**
- **Power Fail Input Functionality (PFI)**
- **Power Fail Output function, active low (PFOB)**
- **Open Drain (OD) or CMOS RSTB output**
- **4 Reset Timeout Periods**
  - 50ms, 100ms, 200ms and 400 ms
- **Watch Dog Input Functionality**
- **RoHS Compliant Lead Free 8 pin TSOT Package**

## TYPICAL APPLICATION DIAGRAM




Fig. 1: XRP6336 Application Diagram



**Triple  $\mu$ Power Supervisory Circuit  
with Watchdog and Power Fail**

**ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

- Terminal Voltage (with respect to GND)
- V1, V2 ..... -0.3V to 6.0V
- Open-Drain RSTB, PFOB ..... -0.3V to 6.0V
- CMOS RST, RSTB ..... -0.3V to (V1+0.3V)
- Input Current/Output Current .....20mA
- V3, V4, PFI, WDI ..... -0.3V to (V1+0.3V)
- Storage Temperature ..... -65°C to 150°C
  
- Power Dissipation ..... Internally Limited
- Lead Temperature (Soldering, 10 sec) ..... 300°C
- ESD Rating (HBM - Human Body Model) ..... 2kV
- ESD Rating (MM - Machine Model) .....500V

**OPERATING RATINGS**

- Input Voltage Range.....0.9V to 5.5V
- Operating Temperature Range ..... -40°C to 85°C
- Thermal Resistance  $\theta_{JA}$  .....134°C/W

**ELECTRICAL SPECIFICATIONS**

Specifications with standard type are for an Operating Ambient Temperature of  $T_A = 25^\circ\text{C}$  only; limits applying over the full Operating Ambient Temperature range are denoted by a “•”. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_A = 25^\circ\text{C}$ , and are provided for reference purposes only. Unless otherwise indicated,  $V_1 = 1.6\text{V}$  to  $5.5\text{V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Parameter	Min.	Typ.	Max.	Units	Conditions
Operating Voltage Range	0.9		5.5	V	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$
Supply Current		20	30	$\mu\text{A}$	$V_1 < 5.5\text{V}$ , $V_2 < 3.6\text{V}$ , all I/O pins open
		15	25		$V_1 < 3.6\text{V}$ , $V_2 < 2.75\text{V}$ , all I/O pins open
V1 Reset Threshold	4.532	4.625	4.718	V	Z (valid for V1 falling)
	4.287	4.375	4.463		Y (valid for V1 falling)
	2.900	3.075	3.168		X (valid for V1 falling)
	2.866	2.925	2.984		W (valid for V1 falling)
	2.572	2.625	2.678		V (valid for V1 falling)
	2.273	2.320	2.367		U (valid for V1 falling)
	2.146	2.190	2.234		T (valid for V1 falling)
	1.636	1.670	1.704		S (valid for V1 falling)
	1.548	1.580	1.612		R (valid for V1 falling)
	V2 Reset Threshold	2.266	2.313		2.360
2.144		2.188	2.232	I (valid for V2 falling)	
1.631		1.665	1.698	H (valid for V2 falling)	
1.543		1.575	1.607	G (valid for V2 falling)	
1.360		1.388	1.416	F (valid for V2 falling)	
1.286		1.313	1.340	E (valid for V2 falling)	
1.053		1.110	1.152	D (valid for V2 falling)	
1.029		1.050	1.071	C (valid for V2 falling)	
0.816		0.833	0.850	B (valid for V2 falling)	
0.772		0.788	0.804	A (valid for V2 falling)	
Threshold 1 tempco		0.06		mV/°C	
Threshold 2 tempco		0.04		mV/°C	
Threshold 1 Hysteresis		0.65		%	Referenced to Vth1 typical
Threshold 2 Hysteresis		0.5		%	Referenced to Vth2 typical



**Triple  $\mu$ Power Supervisory Circuit  
with Watchdog and Power Fail**

Parameter	Min.	Typ.	Max.	Units	Conditions
V1 to RST/RSTB Delay		50		$\mu$ s	V1=Vth1 to (Vth1-0.1V), Vth1=3.075V
V2 to RST/RSTB Delay		50		$\mu$ s	V2=Vth2 to (Vth2-0.1V), Vth1=1.575V
Reset Timeout Period (T1)	37	50	72	ms	TOPT-1
Reset Timeout Period (T2)	74	100	126	ms	TOPT-2
Reset Timeout Period (T3)	148	200	252	ms	TOPT-3
Reset Timeout Period (T4)	296	400	504	ms	TOPT-4
<b>V3 Reset Comparator Input</b>					
V3 Input Threshold	480	500	520	mV	
V3 Input Current	-50		50	nA	T <sub>A</sub> =25°C
V3 Threshold Hysteresis		1.5		mV	
<b>WDI – Watchdog Input</b>					
Watchdog Timeout Period	1.2		2.5	sec	
WDI Pulse Width	0.1			$\mu$ s	
WDI Input Threshold				0.4	V
	0.8xV1				
WDI Input Current	-500		+500		WDI=0.0V or V1
<b>Reset &amp; Power Fail Outputs RST/RSTB/WDOB/PFOB</b>					
RSTB (CMOS or OD)			0.4	V	V1=Vth1-0.1V, I <sub>SINK</sub> =1mA, output asserted
PFOB			0.4	V	V <sub>PFI</sub> = 0.4V, I <sub>SINK</sub> =1mA, output not asserted
RSTB (CMOS)	0.8xV1				V1=Vth1-0.1V, I <sub>SINK</sub> =1mA, output asserted
RST (CMOS)	0.8xV1			V	V1=Vth1-0.1V, I <sub>SOURCE</sub> =1mA, output asserted
			0.4		V1=Vth1-0.1V, V2>Vth2, V3>0.5V, I <sub>SOURCE</sub> =1mA, output not asserted
RST/WDOB/PFOB Output Open Drain Leakage Current		2		nA	Output asserted
<b>PFI – Power Fail Input</b>					
PFI Input Threshold	480	500	520	mV	
PFI Input Current	-50		50	nA	
PFI Hysteresis		2.5		mV	
PFI to PFOB Delay		4		$\mu$ s	

### BLOCK DIAGRAM




Fig. 2: XRP6336 Block Diagram

### PIN ASSIGNMENT




Fig. 3: XRP6336 Pin Assignment



# XRP6336

## Triple $\mu$ Power Supervisory Circuit with Watchdog and Power Fail

### PIN DESCRIPTION


Name	Pin Number	Description
V1	1	First supply voltage input. Also powers internal circuitry. Trip threshold voltage is internally set.
V2	2	Second supply voltage input. Trip threshold voltage internally set.
PFI	3	Power Fail Input pin. Trip threshold is 0.5V. When the input voltage at the PFI pin is <0.5V, PFOB is low. Connect to GND or V1 if not used.
V3	4	Input for the third supply voltage. Trip threshold is 0.5V.
PFOB	5	Power Fail Output pin. Active low open drain output. When the input voltage at the PFI pin is <0.5V, PFOB is low.
GND	6	Common ground reference pin.
WDI	7	Watch-Dog Input pin. When no transition is detected at the WDI pin for the duration of WDI timeout period, reset is asserted. Leave open if not used. RST/RSTB output is used to signal watchdog timeout overflow, and its output pulses high/low (depending on the active reset polarity) for the reset timeout period after each watchdog timeout overflow. The watchdog timer clears whenever the reset is asserted or manual reset is asserted or a transition is observed at WDI pin. Watchdog timer functionality can be disabled by leaving this input floating.
RST/RSTB	8	Reset output. Open-Drain or CMOS, active high or low. Reset is asserted when any of the three supply inputs is below its trip threshold. It stays asserted for 200 ms (typical / default) after the last supply input traverses its trip threshold. Reset is guaranteed to be in the correct state for $V1 > 0.9V$ . RST/RSTB asserts when V1 or V2 or V3 drop below their corresponding reset thresholds, or the watchdog timer triggers a reset. RST/RSTB remains asserted for the reset timeout period after V1 and V2 and V3 exceed their corresponding reset thresholds. Open drain outputs require an external pull-up resistor. CMOS outputs are referenced to V1.



# XRP6336

## Triple $\mu$ Power Supervisory Circuit with Watchdog and Power Fail

### PART NAMING NOMENCLATURE



### ORDERING INFORMATION

Part Number	Temperature Range	Marking	Package	Packing Quantity	Note 1	Note 2
XRP6336ISCXDA-F	-40°C ≤ T <sub>A</sub> ≤ +85°C	NXDA	TSOT-8	Bulk	Halogen Free	
XRP6336ISCXDATR-F	-40°C ≤ T <sub>A</sub> ≤ +85°C	NXDA	TSOT-8	2.5K/Tape & Reel	Halogen Free	

### THEORY OF OPERATION

The XRP6336 includes a low-voltage precision bandgap reference, three precision comparators, an oscillator, a digital counter chain, a logic control block, trimmed resistor divider chains and additional supporting circuitry. This device is designed to supervise up to 3 independent supply voltages.

V1 and V2 supply inputs have their resistor dividers on the chip. Their trip thresholds are

factory trimmed. V3 input allows users to customize an additional supply threshold to be monitored by means of external resistor dividers. Each part is furnished with power fail indication and watchdog functionalities. The watchdog timer is serviced internally during the watchdog timeout period when WDI is left unconnected. Thus, watchdog functionality can be disabled via leaving the WDI input floating.

### APPLICATION INFORMATION




Fig. 4: Timing Diagram for XRP6336




Fig. 5: RESETB Timeout Period (400ms)




Fig. 6: XRP6336 Watchdog Timeout Period

### V1 and V2 Glitch Rejection




Fig. 7: V1 and V2 Glitch Rejection

**V3 Glitch Rejection**




Fig. 8: V3 Glitch Rejection

**RSTB vs. V1 (V2 = GND)**




Fig. 9: Reset Good

**Reset TO (400mS) vs Temperature**





Fig. 10: Reset Timeout versus Temperature



**PACKAGE SPECIFICATION**

**8-PIN TSOT**



REVISION HISTORY		
REV.	DESCRIPTION	DATE
A	DRAWING ORIGINATOR	10/03/05
B	DRAWING FORMAT MODIFICATION	09/13/06
C	CHANGE DRAWING LOGO AND COMPANY NAME	11/28/07

		<b>EXAR CORPORATION</b>	
Packaging Approval:		Drawing No.:	
Br: JL	date: 11/28/07	Revision: C	Sheet: 1 OF 1
8 PIN TSOT PACKAGE OUTLINE		8-PIN TSOT	



# XRP6336

## Triple $\mu$ Power Supervisory Circuit with Watchdog and Power Fail

### REVISION HISTORY

Revision	Date	Description
1.0.0	04/02/2011	Initial release of datasheet

### FOR FURTHER ASSISTANCE

Email:

[customersupport@exar.com](mailto:customersupport@exar.com)

Exar Technical Documentation:

<http://www.exar.com/TechDoc/default.aspx?>

### EXAR CORPORATION

#### HEADQUARTERS AND SALES OFFICES

48720 Kato Road

Fremont, CA 94538 – USA

Tel.: +1 (510) 668-7000

Fax: +1 (510) 668-7030

[www.exar.com](http://www.exar.com)



### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.