

FQB9N25C/FQI9N25C

250V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

Features

- 8.8A, 250V, $R_{DS(on)}$ = 0.43 Ω @V_{GS} = 10 V Low gate charge (typical 26.5 nC)
- Low Crss (typical 45.5 pF)
- · Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability







Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQB9N25C / FQI9N25C	Units
V_{DSS}	Drain-Source Voltage		250	V
I _D	Drain Current - Continuous (T _C = 25°C)		8.8	Α
	- Continuous (T _C = 100°C)		5.6	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	35.2	Α
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		285	mJ
I _{AR}	Avalanche Current (Note		8.8	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	7.4	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
	Power Dissipation (T _A = 25°C)*		3.13	W
P_D	Power Dissipation (T _C = 25°C)		74	W
	- Derate above 25°C		0.59	W/°C
T_J , T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

1.69	°C/W
	C/VV
40	°C/W
62.5	°C/W

Symbol	Parameter	Test Conditions	I	Min	Тур	Max	Units
Off Cha	aracteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA		250			V
ΔBV_{DSS} / ΔT_{J}	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C			0.30		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 250 V, V _{GS} = 0 V				10	μА
		V _{DS} = 200 V, T _C = 125°C				100	μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V				100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V				-100	nA
On Cha	racteristics	1				I	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA		2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 4.4 A			0.35	0.43	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 4.4 A (N	lote 4)		7.0		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			545 115 45.5	710 150 60	pF pF
	ing Characteristics						Ρ.
t _{d(on)}	Turn-On Delay Time	V_{DD} = 125 V, I_{D} = 8.8 A, R_{G} = 25 Ω			15	40	ns
t _r	Turn-On Rise Time				85	180	ns
t _{d(off)}	Turn-Off Delay Time				90	190	ns
t _f	Turn-Off Fall Time	(Not	e 4, 5)		65	140	ns
Q _g	Total Gate Charge	V _{DS} = 200 V, I _D = 8.8 A,			26.5	35	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 200 \text{ V}, \text{ ib} = 0.0 \text{ A},$ $V_{GS} = 10 \text{ V}$ (Note 4, 5)			3.5		nC
Q _{gd}	Gate-Drain Charge				13.5		nC
Drain-S	Maximum Pulsed Drain-Source Diode F	ode Forward Current				8.8 35.2	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 8.8 A				1.5	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 8.8 A,			218		ns
Q _{rr}	Reverse Recovery Charge		lote 4)		1.58		μС

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 5.9mH, I_{AS} = 8.8A, V_{DD} = 50V, R_{G} = 25 Ω , Starting T_{J} = 25°C 3. I_{SD} ≤ 8.8A, di/dt ≤ 300A/ μ s, V_{DD} ≤ BV $_{DSS}$, Starting T_{J} = 25°C 4. Pulse Test : Pulse width ≤ 300 μ s, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2004 Fairchild Semiconductor Corporation

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs Temperature

Figure 8. On-Resistance Variation vs Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve

©2004 Fairchild Semiconductor Corporation Rev. A, March 2004


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT Quiet Series™	ISOPLANAR™	POP^{TM}	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET®	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™ .	MSX TM	QT Optoelectronics™	TinyLogic [®]
E ² CMOS TM	HiSeC™	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	I ² C TM	OCX^{TM}	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC®	SILENT SWITCHER®	UltraFET®
The Power Franchise®		OPTOPLANAR™	SMART START™	VCX TM
Programmable Active Droop™		PACMAN™	SPM TM	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.