

# MSM51V17400F

4,194,304-Word × 4-Bit DYNAMIC RAM : FAST PAGE MODE TYPE

## DESCRIPTION

The MSM51V17400F is a 4,194,304-word × 4-bit dynamic RAM fabricated in LAPI Semiconductor's silicon-gate CMOS technology. The MSM51V17400F achieves high integration, high-speed operation, and low-power consumption because LAPI Semiconductor manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MSM51V17400F is available in a 26/24-pin plastic TSOP.


## FEATURES

- 4,194,304-word × 4-bit configuration
- Single 3.3V power supply, ±0.3V tolerance
- Input : LVTTL compatible, low input capacitance
- Output : LVTTL compatible, 3-state
- Refresh : 2048 cycles/32ms
- Fast page mode, read modify write capability
- CAS before RAS refresh, hidden refresh, RAS-only refresh capability
- Packages:  
26/24-pin 300mil plastic TSOP (P-TSOP(2)26/24-300-1.27-Z3K)

## PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>OEA</sub>		Operating (Max.)	Standby (Max.)
MSM51V17400F-60	60ns	30ns	15ns	15ns	110ns	324mW	1.8mW



**PIN CONFIGURATION (TOP VIEW)**26/24-Pin Plastic TSOP  
(K Type)

Pin Name	Function
A0–A10	Address Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
DQ1–DQ4	Data Input/Data Output
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
V <sub>CC</sub>	Power Supply (3.3V)
V <sub>SS</sub>	Ground (0V)
NC	No Connection

Note : The same power supply voltage must be provided to every V<sub>CC</sub> pin, and the same GND voltage level must be provided to every V<sub>SS</sub> pin.

**ELECTRICAL CHARACTERISTICS****ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
Voltage V <sub>CC</sub> Supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to 4.6	V
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>D*</sub>	1	W
Operating Temperature	T <sub>opr</sub>	0 to 70	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

\*: Ta = 25°C

**RECOMMENDED OPERATING CONDITIONS**

(Ta = 0 to 70°C)					
Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> + 0.3 <sup>*1</sup>	V
Input Low Voltage	V <sub>IL</sub>	-0.3 <sup>*2</sup>	—	0.8	V

- Notes:
- \*1. The input voltage is V<sub>CC</sub> + 1.0V when the pulse width is less than 20ns (the pulse width is with respect to the point at which V<sub>CC</sub> is applied).
  - \*2. The input voltage is V<sub>SS</sub> - 1.0V when the pulse width is less than 20ns (the pulse width respect to the point at which V<sub>SS</sub> is applied).

**PIN CAPACITANCE**

(V <sub>CC</sub> = 3.3V ± 0.3V, Ta = 25°C, f = 1 MHz)				
Parameter	Symbol	Min.	Min.	Unit
Input Capacitance (A0 – A10)	C <sub>IN1</sub>	—	5	pF
Input Capacitance (RAS, CAS, WE, OE)	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ1 – DQ4)	C <sub>I/O</sub>	—	7	pF

**DC CHARACTERISTICS**(V<sub>CC</sub> = 3.3V ± 0.3V, Ta = 0 to 70°C)

Parameter	Symbol	Condition	MSM51V17400 F-60		Unit	Note
			Min.	Max.		
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0mA	2.4	V <sub>CC</sub>	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0mA	0	0.4	V	
Input Leakage Current	I <sub>LI</sub>	0V ≤ V <sub>I</sub> ≤ V <sub>CC</sub> + 0.3V; All other pins not under test = 0V	-10	10	µA	
Output Leakage Current	I <sub>LO</sub>	DQ disable 0V ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-10	10	µA	
Average Power Supply Current (Operating)	I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling, t <sub>RC</sub> = Min.	—	90	mA	1,2
Power Supply Current (Standby)	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$	—	2	mA	1
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2V$	—	0.5		
Average Power Supply Current ( $\overline{\text{RAS}}$ -only Refresh)	I <sub>CC3</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ , t <sub>RC</sub> = Min.	—	90	mA	1,2
Power Supply Current (Standby)	I <sub>CC5</sub>	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IL}$ , DQ = enable	—	5	mA	1
Average Power Supply Current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	I <sub>CC6</sub>	$\overline{\text{RAS}} =$ cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	—	90	mA	1,2
Average Power Supply Current (Fast Page Mode)	I <sub>CC7</sub>	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling, t <sub>PC</sub> = Min.	—	70	mA	1,3

Notes: 1. I<sub>CC</sub> Max. is specified as I<sub>CC</sub> for output open condition.2. The address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .3. The address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .



**AC CHARACTERISTICS (1/2)**(V<sub>CC</sub> = 3.3V ± 0.3V, Ta = 0 to 70°C) Note1,2,3,11,12


Parameter	Symbol	MSM51V17400 F-60		Unit	Note
		Min.	Max.		
Random Read or Write Cycle Time	t <sub>RC</sub>	110	—	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	155	—	ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	40	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t <sub>PRWC</sub>	85	—	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	60	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	15	ns	4, 5
Access Time from Column Address	t <sub>AA</sub>	—	30	ns	4, 6
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>CPA</sub>	—	35	ns	4
Access Time from $\overline{\text{OE}}$	t <sub>OE</sub> A	—	15	ns	4
Output Low Impedance Time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	—	ns	4
$\overline{\text{CAS}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OFF</sub>	0	15	ns	7
$\overline{\text{OE}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OEZ</sub>	0	15	ns	7
Transition Time	t <sub>T</sub>	3	50	ns	3
Refresh Period	t <sub>REF</sub>	—	32	ms	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t <sub>RASP</sub>	60	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	15	—	ns	
RAS Hold Time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	15	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	15	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	60	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCD</sub>	20	45	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	15	30	ns	6
Row Address Set-up Time	t <sub>ASR</sub>	0	—	ns	



**AC CHARACTERISTICS (2/2)**(V<sub>CC</sub> = 3.3V ± 0.3V, Ta = 0 to 70°C) Note1,2,3,11,12

Parameter	Symbol	MSM51V17400 F-60		Unit	Note
		Min.	Max.		
Row Address Hold Time	t <sub>RAH</sub>	10	—	ns	
Column Address Set-up Time	t <sub>ASC</sub>	0	—	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	—	ns	
Column Address to RAS Lead Time	t <sub>RAL</sub>	30	—	ns	
Read Command Set-up Time	t <sub>RCS</sub>	0	—	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	—	ns	8
Read Command Hold Time referenced to RAS	t <sub>RRH</sub>	0	—	ns	8
Write Command Set-up Time	t <sub>WCS</sub>	0	—	ns	9
Write Command Hold Time	t <sub>WCH</sub>	10	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	10	—	ns	
OE Command Hold Time	t <sub>OEH</sub>	15	—	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	15	—	ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	15	—	ns	
Data-in Set-up Time	t <sub>DS</sub>	0	—	ns	10
Data-in Hold Time	t <sub>DH</sub>	10	—	ns	10
OE to Data-in Delay Time	t <sub>OED</sub>	15	—	ns	
CAS to WE Delay Time	t <sub>CWD</sub>	40	—	ns	9
Column Address to WE Delay Time	t <sub>AWD</sub>	55	—	ns	9
RAS to WE Delay Time	t <sub>RWD</sub>	85	—	ns	9
CAS Precharge WE Delay Time	t <sub>CPWD</sub>	60	—	ns	9
CAS Active Delay Time from RAS Precharge	t <sub>RPC</sub>	5	—	ns	
RAS to CAS Set-up Time (CAS before RAS)	t <sub>CSR</sub>	10	—	ns	
RAS to CAS Hold Time (CAS before RAS)	t <sub>CHR</sub>	10	—	ns	
WE to RAS Precharge Time (CAS before RAS)	t <sub>WRP</sub>	10	—	ns	
WE Hold Time from RAS (CAS before RAS)	t <sub>WRH</sub>	10	—	ns	
RAS to WE Set-up Time (Test Mode)	t <sub>WTS</sub>	10	—	ns	
RAS to WE Hold Time (Test Mode)	t <sub>WTH</sub>	10	—	ns	


- Notes:
1. A start-up delay of 200 $\mu$ s is required after power-up, followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh) before proper device operation is achieved.
  2. The AC characteristics assume  $t_T = 5\text{ns}$ .
  3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring input timing signals. Transition times ( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. This parameter is measured with a load circuit equivalent to 1TTL load and 100pF.
  5. Operation within the  $t_{RCD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RCD}$  (Max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.) limit, then the access time is controlled by  $t_{CAC}$ .
  6. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, then the access time is controlled by  $t_{AA}$ .
  7.  $t_{OFF}$  (Max.) and  $t_{OEZ}$  (Max.) define the time at which the output achieved the open circuit condition and are not referenced to output voltage levels.
  8.  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
  9.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}$  (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}$  (Min.),  $t_{RWD} \geq t_{RWD}$  (Min.),  $t_{AWD} \geq t_{AWD}$  (Min.) and  $t_{CPWD} \geq t_{CPWD}$  (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
  10. These parameters are referenced to the  $\overline{\text{CAS}}$ , leading edges in an early write cycle, and to the  $\overline{\text{WE}}$  leading edge in an  $\overline{\text{OE}}$  control write cycle, or a read modify write cycle.
  11. The test mode is initiated by performing a  $\overline{\text{WE}}$  and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. This mode is latched and remains in effect until the exit cycle is generated. In a test CA9 and CA10 are not used and each DQ pin now access 4-bit locations. Since all 4 DQ pins are used, a total 16 data bits can be written in parallel into the memory array. In a read cycle, if 4 data bits are equal, the DQ pin will indicate a high level. If the 4 data bits are not equal, the DQ pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operating state by performing a  $\overline{\text{RAS}}$ -only refresh cycle or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.
  12. In a test mode read cycle, the value of access time parameter is delayed for 5ns for the specified value. These parameters should be specified in test mode cycle by adding the above value to the specified value in this data sheet.

**TIMING CHART****Read Cycle****Write Cycle (Early Write)**


**Read Modify Write Cycle**


**Fast Page Mode Read Cycle****Fast Page Mode Write Cycle (Early Write)**

## Fast Page Mode Read Modify Write Cycle




## RAS-only Refresh Cycle





**CAS before RAS Refresh Cycle**

Note:  $\overline{OE}$ , Address = "H" or "L"      "H" or "L"

**Hidden Refresh Read Cycle**

"H" or "L"

**Hidden Refresh Write Cycle****Test Mode-in Cycle**

**REVISION HISTORY**

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDD51V17400F-01	Mar.23, 2004	–	–	Final edition 1 from FEDD5117400F-04
FEDD51V17400F-02	Feb.01, 2012	1,2 1 3	1,2 1 –	Deleted SOJ26/24 Changed pb-free device name Deleted Block diagram
FEDD51V17400F-03	Nov. 27, 2014	1	1	Changed package code(Cu frame) Added ROHM logo mark Changed company Logo

**NOTES**

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPI Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPI Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPI Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPI Semiconductor and other parties. LAPI Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPI Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPI Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPI Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2004 – 2014 LAPI Semiconductor Co., Ltd.

---

**LAPIS Semiconductor Co., Ltd.**

2-4-8 Shinyokohama, Kouhoku-ku,  
Yokohama 222-8575, Japan  
<http://www.lapis-semi.com/en/>