



**128K x 36, 256K x 18
3.3V Synchronous SRAMs
3.3V I/O, Pipelined Outputs
Burst Counter, Single Cycle Deselect**

**IDT71V3576S
IDT71V3578S
IDT71V3576SA
IDT71V3578SA**

Features

- ◆ 128K x 36, 256K x 18 memory configurations
- ◆ Supports high system speed:
Commercial and Industrial:
 - 150MHz 3.8ns clock access time
 - 133MHz 4.2ns clock access time
- ◆ LBO input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- ◆ 3.3V core power supply
- ◆ Power down controlled by ZZ input
- ◆ 3.3V I/O
- ◆ Optional - Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- ◆ Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

Description

The IDT71V3576/78 are high-speed SRAMs organized as 128K x 36/256K x 18. The IDT71V3576/78 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V3576/78 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The IDT71V3576/78 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

| Pin Name | Function | Input/Output | Timing |
|-----------------------------------|-----------------------------------|--------------|--------------|
| A0-A17 | Address Inputs | Input | Synchronous |
| CE | Chip Enable | Input | Synchronous |
| CS0, CS1 | Chip Selects | Input | Synchronous |
| OE | Output Enable | Input | Asynchronous |
| GW | Global Write Enable | Input | Synchronous |
| BWE | Byte Write Enable | Input | Synchronous |
| BW1, BW2, BW3, BW4 ⁽¹⁾ | Individual Byte Write Selects | Input | Synchronous |
| CLK | Clock | Input | N/A |
| ADV | Burst Address Advance | Input | Synchronous |
| ADSC | Address Status (Cache Controller) | Input | Synchronous |
| ADSP | Address Status (Processor) | Input | Synchronous |
| LBO | Linear / Interleaved Burst Order | Input | DC |
| TMS | Test Mode Select | Input | Synchronous |
| TDI | Test Data Input | Input | Synchronous |
| TCK | Test Clock | Input | N/A |
| TDO | Test Data Output | Output | Synchronous |
| TRST | JTAG Reset (Optional) | Input | Asynchronous |
| ZZ | Sleep Mode | Input | Asynchronous |
| I/O0-I/O31, I/Op1-I/Op4 | Data Input / Output | I/O | Synchronous |
| VDD, VDDQ | Core Power, I/O Power | Supply | N/A |
| Vss | Ground | Supply | N/A |

NOTE:

1. BW3 and BW4 are not applicable for the IDT71V3578.

5279 tbl 01

FEBRUARY 2009


Pin Definitions⁽¹⁾

| Symbol | Pin Function | I/O | Active | Description |
|---|-----------------------------------|-----|--------|---|
| A ₀ -A ₁₇ | Address Inputs | I | N/A | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low. |
| <u>ADSC</u> | Address Status (Cache Controller) | I | LOW | Synchronous Address Status from Cache Controller. <u>ADSC</u> is an active LOW input that is used to load the address registers with new addresses. |
| <u>ADSP</u> | Address Status (Processor) | I | LOW | Synchronous Address Status from Processor. <u>ADSP</u> is an active LOW input that is used to load the address registers with new addresses. <u>ADSP</u> is gated by <u>CE</u> . |
| <u>ADV</u> | Burst Address Advance | I | LOW | Synchronous Address Advance. <u>ADV</u> is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance. |
| <u>BWE</u> | Byte Write Enable | I | LOW | Synchronous byte write enable gates the byte write inputs BW ₁ -BW ₄ . If BWE is LOW at the rising edge of CLK then BW _x inputs are passed to the next stage in the circuit. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle. |
| <u>BW₁-BW₄</u> | Individual Byte Write Enables | I | LOW | Synchronous byte write enables. <u>BW₁</u> controls I/O ₀₋₇ , I/O ₈₋₁₅ , <u>BW₂</u> controls I/O ₈₋₁₅ , I/O ₁₆₋₂₃ , etc. Any active byte write causes all outputs to be disabled. |
| <u>CE</u> | Chip Enable | I | LOW | Synchronous chip enable. <u>CE</u> is used with CS ₀ and CS ₁ to enable the IDT71V3576/78. <u>CE</u> also gates ADSP. |
| CLK | Clock | I | N/A | This is the clock input. All timing references for the device are made with respect to this input. |
| CS ₀ | Chip Select 0 | I | HIGH | Synchronous active HIGH chip select. CS ₀ is used with <u>CE</u> and CS ₁ to enable the chip. |
| <u>CS₁</u> | Chip Select 1 | I | LOW | Synchronous active LOW chip select. <u>CS₁</u> is used with <u>CE</u> and CS ₀ to enable the chip. |
| <u>GW</u> | Global Write Enable | I | LOW | Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables. |
| I/O ₀ -I/O ₃₁ I/O ₁ -I/O ₄ | Data Input/Output | I/O | N/A | Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| <u>LBO</u> | Linear Burst Order | I | LOW | Asynchronous burst order selection input. When <u>LBO</u> is HIGH, the interleaved burst sequence is selected. When <u>LBO</u> is LOW the Linear burst sequence is selected. <u>LBO</u> is a static input and must not change state while the device is operating. |
| <u>OE</u> | Output Enable | I | LOW | Asynchronous output enable. When <u>OE</u> is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When <u>OE</u> is HIGH the I/O pins are in a high-impedance state. |
| TMS | Test ModeSelect | I | N/A | Gives input command for TAP controller. Sampled on rising edge of TCK. This pin has an internal pullup. |
| TDI | Test Data Input | I | N/A | Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup. |
| TCK | Test Clock | I | N/A | Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup. |
| TDO | Test DataOutput | O | N/A | Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller. |
| <u>TRST</u> | JTAG Reset (Optional) | I | LOW | Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package. |
| <u>ZZ</u> | Sleep Mode | I | HIGH | Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3576/78 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull down. |
| V _{DD} | Power Supply | N/A | N/A | 3.3V core power supply. |
| V _{DQ} | Power Supply | N/A | N/A | 3.3V I/O Supply. |
| V _{SS} | Ground | N/A | N/A | Ground. |
| NC | No Connect | N/A | N/A | NC pins are not electrically connected to the device. |

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit |
|------------------------|--------------------------------------|-------------------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| VTERM ^(3,6) | Terminal Voltage with Respect to GND | -0.5 to VDD | V |
| VTERM ^(4,6) | Terminal Voltage with Respect to GND | -0.5 to VDD +0.5 | V |
| VTERM ^(5,6) | Terminal Voltage with Respect to GND | -0.5 to VDDQ +0.5 | V |
| TA ⁽⁷⁾ | Commercial Operating Temperature | -0 to +70 | °C |
| | Industrial Operating Temperature | -40 to +85 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | °C |
| TSTG | Storage Temperature | -55 to +125 | °C |
| PT | Power Dissipation | 2.0 | W |
| IOUT | DC Output Current | 50 | mA |

NOTES:

- 5279 tbl 03
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - VDD terminals only.
 - VDDQ terminals only.
 - Input terminals only.
 - I/O terminals only.
 - This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
 - TA is the "instant on" case temperature.

**100 Pin TQFP Capacitance
(TA = +25°C, f = 1.0MHz)**

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = 3dV | 5 | pF |
| CIO | I/O Capacitance | VOUT = 3dV | 7 | pF |

5279 tbl 07

**165 fBGA Capacitance
(TA = +25°C, f = 1.0MHz)**

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = 3dV | 7 | pF |
| CIO | I/O Capacitance | VOUT = 3dV | 7 | pF |

NOTE:

- 5279 tbl 07b
- This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

| Grade | Temperature ⁽¹⁾ | VSS | VDD | VDDQ |
|------------|----------------------------|-----|---------|---------|
| Commercial | 0°C to +70°C | 0V | 3.3V±5% | 3.3V±5% |
| Industrial | -40°C to +85°C | 0V | 3.3V±5% | 3.3V±5% |

5279 tbl 04

NOTES:

- TA is the "instant on" case temperature.

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|--------|-----------------------------|---------------------|------|--------------------------|------|
| VDD | Core Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| VDDQ | I/O Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| VSS | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage - Inputs | 2.0 | — | VDD +0.3 | V |
| VIH | Input High Voltage - I/O | 2.0 | — | VDDQ +0.3 ⁽¹⁾ | V |
| VIL | Input Low Voltage | -0.3 ⁽²⁾ | — | 0.8 | V |

5279 tbl 06

NOTES:


- VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.
- VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

**119 BGA Capacitance
(TA = +25°C, f = 1.0MHz)**

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN | Input Capacitance | VIN = 3dV | 7 | pF |
| CIO | I/O Capacitance | VOUT = 3dV | 7 | pF |

5279 tbl 07a

Pin Configuration – 128K x 36




TQFP
Top View

NOTES:

1. Pin 14 can either be directly connected to V_{DD}, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 18



TQFP
Top View

NOTES:

1. Pin 14 can either be directly connected to VDD, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 128K x 36, 119 BGA

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|-------------------|-----------------------|-----------------------|-----------------------|-------------------------|--------------------------|-------------------|
| A | VDDQ | A6 | A4 | ADSP | A8 | A16 | VDDQ |
| B | NC | CS ₀ | A3 | ADSC | A9 | CS ₁ | NC |
| C | NC | A7 | A2 | VDD | A12 | A15 | NC |
| D | I/O ₁₆ | I/O _{P3} | VSS | NC | VSS | I/O _{P2} | I/O ₁₅ |
| E | I/O ₁₇ | I/O ₁₈ | VSS | CE | VSS | I/O ₁₃ | I/O ₁₄ |
| F | VDDQ | I/O ₁₉ | VSS | OE | VSS | I/O ₁₂ | VDDQ |
| G | I/O ₂₀ | I/O ₂₁ | BW ₃ | ADV | BW ₂ | I/O ₁₁ | I/O ₁₀ |
| H | I/O ₂₂ | I/O ₂₃ | VSS | GW | VSS | I/O ₉ | I/O ₈ |
| J | VDDQ | VDD | NC | VDD | NC | VDD | VDDQ |
| K | I/O ₂₄ | I/O ₂₆ | VSS | CLK | VSS | I/O ₆ | I/O ₇ |
| L | I/O ₂₅ | I/O ₂₇ | BW ₄ | NC | BW ₁ | I/O ₄ | I/O ₅ |
| M | VDDQ | I/O ₂₈ | VSS | BWE | VSS | I/O ₃ | VDDQ |
| N | I/O ₂₉ | I/O ₃₀ | VSS | A ₁ | VSS | I/O ₂ | I/O ₁ |
| P | I/O ₃₁ | I/O _{P4} | VSS | A ₀ | VSS | I/O ₀ | I/O _{P1} |
| R | NC | A ₅ | LBO | VDD | VDD / NC ⁽¹⁾ | A ₁₃ | NC |
| T | NC | NC | A ₁₀ | A ₁₁ | A ₁₄ | A ₁₁ | ZZ ⁽⁴⁾ |
| U | VDDQ | NC/TMS ⁽²⁾ | NC/TDI ⁽²⁾ | NC/TCK ⁽²⁾ | NC/TDO ⁽²⁾ | NC/TRST ^(2,3) | VDDQ |

5279 drw 04

Top View

Pin Configuration – 256K x 18, 119 BGA

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|-------------------|-----------------------|-----------------------|-----------------------|-------------------------|--------------------------|-------------------|
| A | VDDQ | A6 | A4 | ADSP | A8 | A16 | VDDQ |
| B | NC | CS ₀ | A3 | ADSC | A9 | CS ₁ | NC |
| C | NC | A7 | A2 | VDD | A13 | A17 | NC |
| D | I/O ₈ | NC | VSS | NC | VSS | I/O ₇ | NC |
| E | NC | I/O ₉ | VSS | CE | VSS | NC | I/O ₆ |
| F | VDDQ | NC | VSS | OE | VSS | I/O ₅ | VDDQ |
| G | NC | I/O ₁₀ | BW ₂ | ADV | VSS | NC | I/O ₄ |
| H | I/O ₁₁ | NC | VSS | GW | VSS | I/O ₃ | NC |
| J | VDDQ | VDD | NC | VDD | NC | VDD | VDDQ |
| K | NC | I/O ₁₂ | VSS | CLK | VSS | NC | I/O ₂ |
| L | I/O ₁₃ | NC | VSS | NC | BW ₁ | I/O ₁ | NC |
| M | VDDQ | I/O ₁₄ | VSS | BWE | VSS | NC | VDDQ |
| N | I/O ₁₅ | NC | VSS | A ₁ | VSS | I/O ₀ | NC |
| P | NC | I/O _{P2} | VSS | A ₀ | VSS | NC | I/O _{P1} |
| R | NC | A ₅ | LBO | VDD | VDD / NC ⁽¹⁾ | A ₁₂ | NC |
| T | NC | A ₁₀ | A ₁₅ | NC | A ₁₄ | A ₁₁ | ZZ ⁽⁴⁾ |
| U | VDDQ | NC/TMS ⁽²⁾ | NC/TDI ⁽²⁾ | NC/TCK ⁽²⁾ | NC/TDO ⁽²⁾ | NC/TRST ^(2,3) | VDDQ |

5279 drw 05

Top View

NOTES:

- R5 can either be directly connected to VDD, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
- These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, Vdd or left floating.
- \overline{TRST} is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to Vdd.
- T7 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 128K x 36, 165 fBGA

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|--------------------------------|-------------------|-------------------|-------------------|-------------------------------|-------------------|-----------------------|-------------------|-------------------|-------------------|-------------------|
| A | NC ⁽²⁾ | A7 | \overline{CE}_1 | \overline{BW}_3 | \overline{BW}_2 | \overline{CS}_1 | \overline{BWE} | \overline{ADSC} | \overline{ADV} | A8 | NC |
| B | NC | A6 | CS0 | \overline{BW}_4 | \overline{BW}_1 | CLK | \overline{GW} | \overline{OE} | \overline{ADSP} | A9 | NC ⁽²⁾ |
| C | I/O ₃ | NC | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | I/O ₂ |
| D | I/O ₁₇ | I/O ₁₆ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₁₅ | I/O ₁₄ |
| E | I/O ₁₉ | I/O ₁₈ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₁₃ | I/O ₁₂ |
| F | I/O ₂₁ | I/O ₂₀ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₁₁ | I/O ₁₀ |
| G | I/O ₂₃ | I/O ₂₂ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₉ | I/O ₈ |
| H | V _{DD} ⁽¹⁾ | NC | NC | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | NC | NC | ZZ ⁽⁵⁾ |
| J | I/O ₂₅ | I/O ₂₄ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₇ | I/O ₆ |
| K | I/O ₂₇ | I/O ₂₆ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₅ | I/O ₄ |
| L | I/O ₂₉ | I/O ₂₈ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₃ | I/O ₂ |
| M | I/O ₃₁ | I/O ₃₀ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₁ | I/O ₀ |
| N | I/O ₄ | NC | V _{DDQ} | V _{SS} | NC/ $\overline{TRST}^{(3,4)}$ | NC ⁽²⁾ | NC | V _{SS} | V _{DDQ} | NC | I/O ₁ |
| P | NC | NC ⁽²⁾ | A5 | A2 | NC/TDI ⁽³⁾ | A1 | NC/TDO ⁽³⁾ | A10 | A13 | A14 | NC ⁽²⁾ |
| R | \overline{LBO} | NC ⁽²⁾ | A4 | A3 | NC/TMS ⁽³⁾ | A0 | NC/TCK ⁽³⁾ | A11 | A12 | A15 | A16 |

5279 tbl 17

Pin Configuration – 256K x 18, 165 fBGA

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|--------------------------------|-------------------|-------------------|-------------------|-------------------------------|-------------------|-----------------------|-------------------|-------------------|------------------|-------------------|
| A | NC ⁽²⁾ | A7 | \overline{CE}_1 | \overline{BW}_2 | NC | \overline{CS}_1 | \overline{BWE} | \overline{ADSC} | \overline{ADV} | A8 | A10 |
| B | NC | A6 | CS0 | NC | \overline{BW}_1 | CLK | \overline{GW} | \overline{OE} | \overline{ADSP} | A9 | NC ⁽²⁾ |
| C | NC | NC | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | I/O ₁ |
| D | NC | I/O ₈ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | I/O ₇ |
| E | NC | I/O ₉ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | I/O ₆ |
| F | NC | I/O ₁₀ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | I/O ₅ |
| G | NC | I/O ₁₁ | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | NC | I/O ₄ |
| H | V _{DD} ⁽¹⁾ | NC | NC | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | NC | NC | ZZ ⁽⁵⁾ |
| J | I/O ₁₂ | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₃ | NC |
| K | I/O ₁₃ | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₂ | NC |
| L | I/O ₁₄ | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₁ | NC |
| M | I/O ₁₅ | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{DD} | V _{DDQ} | I/O ₀ | NC |
| N | I/O ₂ | NC | V _{DDQ} | V _{SS} | NC/ $\overline{TRST}^{(3,4)}$ | NC ⁽²⁾ | NC | V _{SS} | V _{DDQ} | NC | NC |
| P | NC | NC ⁽²⁾ | A5 | A2 | NC/TDI ⁽³⁾ | A1 | NC/TDO ⁽³⁾ | A11 | A14 | A15 | NC ⁽²⁾ |
| R | \overline{LBO} | NC ⁽²⁾ | A4 | A3 | NC/TMS ⁽³⁾ | A0 | NC/TCK ⁽³⁾ | A11 | A12 | A13 | A17 |

5279 tbl 17a

NOTES:

1. H1 can either be directly connected to V_{DD}, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. Pins P11, N6, B11, A1, R2 and P2 are reserved for 9M, 18M, 36M, 72M, 144M and 288M respectively.
3. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to V_{SS}, V_{DD} or left floating.
4. \overline{TRST} is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to V_{DD}.
5. H11 can be left unconnected and the device will always remain in active mode.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 5\%$)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|-----------|--|--|------|------|---------|
| I_{IL} | Input Leakage Current | $V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$ | — | 5 | μA |
| I_{LZZ} | ZZ, \overline{LBO} and JTAG Input Leakage Current ⁽¹⁾ | $V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$ | — | 30 | μA |
| I_{OL} | Output Leakage Current | $V_{OUT} = 0V \text{ to } V_{DDQ}$, Device Deselected | — | 5 | μA |
| V_{OL} | Output Low Voltage | $I_{OL} = +8mA, V_{DD} = \text{Min.}$ | — | 0.4 | V |
| V_{OH} | Output High Voltage | $I_{OH} = -8mA, V_{DD} = \text{Min.}$ | 2.4 | — | V |

5279 tbl 08

NOTE:

1. The \overline{LBO} , TMS, TDI, TCK and \overline{TRST} pins will be internally pulled to V_{DD} and the ZZ pin will be internally pulled to V_{SS} if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

| Symbol | Parameter | Test Conditions | 150MHz | | 133MHz | | Unit |
|-----------|------------------------------------|--|--------|-----|--------|-----|------|
| | | | Com'l | Ind | Com'l | Ind | |
| I_{DD} | Operating Power Supply Current | Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH}$ or $\leq V_{IL}, f = f_{MAX}^{(2)}$ | 295 | 305 | 250 | 260 | mA |
| I_{SB1} | CMOS Standby Power Supply Current | Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD}$ or $\leq V_{LD}, f = 0^{(2,3)}$ | 30 | 35 | 30 | 35 | mA |
| I_{SB2} | Clock Running Power Supply Current | Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD}$ or $\leq V_{LD}, f = f_{MAX}^{(2,3)}$ | 105 | 115 | 100 | 110 | mA |
| I_{ZZ} | Full Sleep Mode Supply Current | $ZZ \geq V_{HD}, V_{DD} = \text{Max.}$ | 30 | 35 | 30 | 35 | mA |

NOTES:

5279 tbl 09



- All values are maximum guaranteed values.
- At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while $\overline{ADSC} = \text{LOW}$; $f=0$ means no input lines are changing.
- For I/Os $V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V$.

AC Test Conditions ($V_{DDQ} = 3.3V$)

| | |
|--------------------------------|--------------|
| Input Pulse Levels | 0 to 3V |
| Input Rise/Fall Times | 2ns |
| Input Timing Reference Levels | 1.5V |
| Output Timing Reference Levels | 1.5V |
| AC Test Load | See Figure 1 |

5279 tbl 10

AC Test Load



Synchronous Truth Table^(1,3)

| Operation | Address Used | \overline{CE} | CS_0 | \overline{CS}_1 | $ADSP$ | $ADSC$ | ADV | GW | BWE | BWx | \overline{OE} (2) | CLK | I/O | |
|------------------------------|--------------|-----------------|--------|-------------------|--------|--------|-------|------|-------|-------|---------------------|-------|------|------|
| Deselected Cycle, Power Down | None | H | X | X | X | L | X | X | X | X | X | - | Hi-Z | |
| Deselected Cycle, Power Down | None | L | X | H | L | X | X | X | X | X | X | - | Hi-Z | |
| Deselected Cycle, Power Down | None | L | L | X | L | X | X | X | X | X | X | - | Hi-Z | |
| Deselected Cycle, Power Down | None | L | X | H | X | L | X | X | X | X | X | - | Hi-Z | |
| Deselected Cycle, Power Down | None | L | L | X | X | L | X | X | X | X | X | - | Hi-Z | |
| Read Cycle, Begin Burst | External | L | H | L | L | X | X | X | X | X | L | - | DOUT | |
| Read Cycle, Begin Burst | External | L | H | L | L | X | X | X | X | X | H | - | Hi-Z | |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | H | X | L | - | DOUT | |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | H | L | - | DOUT | |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | H | H | - | Hi-Z | |
| Write Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | L | X | - | DIN | |
| Write Cycle, Begin Burst | External | L | H | L | H | L | X | L | X | X | X | - | DIN | |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | H | X | L | - | DOUT | |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | H | X | H | - | Hi-Z | |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | X | H | L | - | DOUT | |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | X | H | H | - | Hi-Z | |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | H | X | L | - | DOUT | |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | H | X | H | - | Hi-Z | |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | X | H | L | - | DOUT | |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | X | H | H | - | Hi-Z | |
| Write Cycle, Continue Burst | Next | X | X | X | H | H | L | H | L | L | X | - | DIN | |
| Write Cycle, Continue Burst | Next | X | X | X | H | H | L | H | L | X | X | - | DIN | |
| Write Cycle, Continue Burst | Next | H | X | X | X | H | L | H | L | L | X | - | DIN | |
| Write Cycle, Continue Burst | Next | H | X | X | X | H | L | H | L | X | X | - | DIN | |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | X | L | - | DOUT | |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | X | H | - | Hi-Z | |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | X | H | - | DOUT | |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | X | H | - | Hi-Z | |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | H | X | L | - | DOUT |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | H | X | H | - | Hi-Z |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | H | X | H | - | DOUT |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | H | X | H | - | Hi-Z |
| Write Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | L | L | X | - | DIN |
| Write Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | L | X | X | - | DIN |
| Write Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | L | L | X | - | DIN |
| Write Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | L | L | X | - | DIN |

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{OE} is an asynchronous input.
3. ZZ = low for this table.

5279 tbl 11

Synchronous Write Function Truth Table^(1, 2)

| Operation | \overline{GW} | \overline{BWE} | \overline{BW}_1 | \overline{BW}_2 | \overline{BW}_3 | \overline{BW}_4 |
|-----------------------------|-----------------|------------------|-------------------|-------------------|-------------------|-------------------|
| Read | H | H | X | X | X | X |
| Read | H | L | H | H | H | H |
| Write all Bytes | L | X | X | X | X | X |
| Write all Bytes | H | L | L | L | L | L |
| Write Byte 1 ⁽³⁾ | H | L | L | H | H | H |
| Write Byte 2 ⁽³⁾ | H | L | H | L | H | H |
| Write Byte 3 ⁽³⁾ | H | L | H | H | L | H |
| Write Byte 4 ⁽³⁾ | H | L | H | H | H | L |

5279 tbl 12

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71V3578.
3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

| Operation ⁽²⁾ | \overline{OE} | \overline{Z} | I/O Status | Power |
|--------------------------|-----------------|----------------|------------------|---------|
| Read | L | L | Data Out | Active |
| Read | H | L | High-Z | Active |
| Write | X | L | High-Z – Data In | Active |
| Deselected | X | L | High-Z | Standby |
| Sleep Mode | X | H | High-Z | Sleep |

5279 tbl 13

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table ($\overline{LBO}=\overline{VDD}$)

| | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ⁽¹⁾ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

5279 tbl 14

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table ($\overline{LBO}=\overline{Vss}$)

| | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ⁽¹⁾ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

5279 tbl 15

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC Electrical Characteristics(V_{DD} = 3.3V ±5%, Commercial and Industrial Temperature Ranges)


| Symbol | Parameter | 150MHz | | 133MHz | | Unit |
|--|-------------------------------------|--------|------|--------|------|------|
| | | Min. | Max. | Min. | Max. | |
| t _{CYC} | Clock Cycle Time | 6.7 | — | 7.5 | — | ns |
| t _{CH} ⁽¹⁾ | Clock High Pulse Width | 2.6 | — | 3 | — | ns |
| t _{CL} ⁽¹⁾ | Clock Low Pulse Width | 2.6 | — | 3 | — | ns |
| Output Parameters | | | | | | |
| t _{CD} | Clock High to Valid Data | — | 3.8 | — | 4.2 | ns |
| t _{DCD} | Clock High to Data Change | 1.5 | — | 1.5 | — | ns |
| t _{AZ} ⁽²⁾ | Clock High to Output Active | 0 | — | 0 | — | ns |
| t _{CHZ} ⁽²⁾ | Clock High to Data High-Z | 1.5 | 3.8 | 1.5 | 4.2 | ns |
| t _{OE} | Output Enable Access Time | — | 3.8 | — | 4.2 | ns |
| t _{OLZ} ⁽²⁾ | Output Enable Low to Output Active | 0 | — | 0 | — | ns |
| t _{OHZ} ⁽²⁾ | Output Enable High to Output High-Z | — | 3.8 | — | 4.2 | ns |
| Set Up Times | | | | | | |
| t _{SA} | Address Setup Time | 1.5 | — | 1.5 | — | ns |
| t _{SS} | Address Status Setup Time | 1.5 | — | 1.5 | — | ns |
| t _{SD} | Data In Setup Time | 1.5 | — | 1.5 | — | ns |
| t _{SW} | Write Setup Time | 1.5 | — | 1.5 | — | ns |
| t _{SADV} | Address Advance Setup Time | 1.5 | — | 1.5 | — | ns |
| t _{SC} | Chip Enable/Select Setup Time | 1.5 | — | 1.5 | — | ns |
| Hold Times | | | | | | |
| t _{HA} | Address Hold Time | 0.5 | — | 0.5 | — | ns |
| t _{HS} | Address Status Hold Time | 0.5 | — | 0.5 | — | ns |
| t _{HD} | Data In Hold Time | 0.5 | — | 0.5 | — | ns |
| t _{HW} | Write Hold Time | 0.5 | — | 0.5 | — | ns |
| t _{HADV} | Address Advance Hold Time | 0.5 | — | 0.5 | — | ns |
| t _{HC} | Chip Enable/Select Hold Time | 0.5 | — | 0.5 | — | ns |
| Sleep Mode and Configuration Parameters | | | | | | |
| t _{ZPW} | ZZ Pulse Width | 100 | — | 100 | — | ns |
| t _{ZPR} ⁽³⁾ | ZZ Recovery Time | 100 | — | 100 | — | ns |
| t _{CFG} ⁽⁴⁾ | Configuration Set-up Time | 27 | — | 30 | — | ns |

NOTES:

1. Measured as HIGH above V_{IH} and LOW below V_{IL}.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.

5279 tbl 16


Timing Waveform of Pipelined Read Cycle^(1,2)



NOTES:

1. O1(Ax) represents the first output from the external address Ax. O1(Ay) represents the first output from the external address Ay; O2(Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 2. ZZ input is LOW and LBO is Don't Care for this cycle.
 3. CS0 timing transitions are identical but inverted to the C_E and C_{S1} signals. For example, when C_E and C_{S1} are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)



NOTES:

1. Device is selected through entire cycle; \overline{CE} and \overline{CS}_1 are LOW, CS_0 is HIGH.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. $O_1(Ay)$ represents the first output from the external address Ay. $O_1(Az)$ represents the first output from the external address Az. $I_1(Ay)$ represents the first input from the external address Ax. $I_1(Az)$ represents the first input from the external address Az. etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.


Timing Waveform of Write Cycle No. 1 - $\overline{\text{GW}}$ Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, $\overline{\text{BWE}}$ is HIGH and $\overline{\text{BO}}$ is Don't Care for this cycle.
2. O₄ (Aw) represents the final output data in the burst sequence of the base address Aw. I₁ (Ay) represents the first input from the external address Ay; I₂ (Ay) represents the next input data in the burst sequence of the base address Aw. I₃ (Az) and I₄ (Ay) are advancing A₀ and A₁ are advancing for the four word burst in the sequence defined by the state of the $\overline{\text{LBO}}$ input. In the case of input I₂ (Ay) this data is valid for two cycles because $\overline{\text{ADV}}$ is high and has suspended the burst.
3. CS₀ timing transitions are identical but inverted to the $\overline{\text{CE}}$ and $\overline{\text{CS}}_1$ signals. For example, when $\overline{\text{CE}}$ and $\overline{\text{CS}}_1$ are LOW on this waveform, CS₀ is HIGH.


Timing Waveform of Write Cycle No. 2 - Byte Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH and $\overline{LB0}$ is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ay) represents the first input from the external address Ay. I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing in the sequence defined by the state of the $\overline{LB0}$ input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



NOTES:

1. Device must power up in deselected mode.
2. \overline{LBO} is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS₀ timing transitions are identical but inverted to the CE and CS₁ signals. For example, when CE and CS₁ are LOW on this waveform, CS₀ is HIGH.

Non-Burst Read Cycle Timing Waveform




NOTES:

1. ZZ input is LOW, ADV is HIGH and LBO is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, ADSP and ADSC function identically and are therefore interchangeable.

5279 drw 14

Non-Burst Write Cycle Timing Waveform




NOTES:

1. ZZ input is LOW, ADV and OE are HIGH, and LBO is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only GW writes are shown, the functionality of BWE and BWx together is the same as GW.
4. For write cycles, ADSP and ADSC have different limitations.

5279 drw 15

JTAG Interface Specification (SA Version only)



NOTES:

1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.
2. Device outputs = All device outputs except TDO.
3. During power up, $\overline{\text{TRST}}$ could be driven low or not be used since the JTAG circuit resets automatically. $\overline{\text{TRST}}$ is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

| Symbol | Parameter | | | |
|--------|-------------------------|------|------------------|-------|
| | | Min. | Max. | Units |
| tJCYC | JTAG Clock Input Period | 100 | — | ns |
| tJCH | JTAG Clock HIGH | 40 | — | ns |
| tJCL | JTAG Clock Low | 40 | — | ns |
| tJR | JTAG Clock Rise Time | — | 5 ⁽¹⁾ | ns |
| tJF | JTAG Clock Fall Time | — | 5 ⁽¹⁾ | ns |
| tJRST | JTAG Reset | 50 | — | ns |
| tJRSR | JTAG Reset Recovery | 50 | — | ns |
| tJCD | JTAG Data Output | — | 20 | ns |
| tJDC | JTAG Data Output Hold | 0 | — | ns |
| tJS | JTAG Setup | 25 | — | ns |
| tJH | JTAG Hold | 25 | — | ns |

M5279 tbl 01

NOTES:

1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Scan Register Sizes

| Register Name | Bit Size |
|----------------------------|----------|
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| JTAG Identification (JIDR) | 32 |
| Boundary Scan (BSR) | Note (1) |

M5279tbl 03

NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

JTAG Identification Register Definitions (SA Version only)

| Instruction Field | Value | Description |
|-----------------------------------|--------------|--|
| Revision Number (31:28) | 0x2 | Reserved for version number. |
| IDT Device ID (27:12) | 0x238, 0x23A | Defines IDT part number 71V3576SA and 71V3578SA, respectively. |
| IDT JEDEC ID (11:1) | 0x33 | Allows unique identification of device vendor as IDT. |
| ID Register Indicator Bit (Bit 0) | 1 | Indicates the presence of an ID register. |

IS279 tbl 02

Available JTAG Instructions


| Instruction | Description | OPCODE |
|----------------|---|--------|
| EXTEST | Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO. | 0000 |
| SAMPLE/PRELOAD | Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI. | 0001 |
| DEVICE_ID | Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO. | 0010 |
| HIGHZ | Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state. | 0011 |
| RESERVED | | 0100 |
| RESERVED | | 0101 |
| RESERVED | | 0110 |
| RESERVED | | 0111 |
| CLAMP | Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO. | 1000 |
| RESERVED | | 1001 |
| RESERVED | | 1010 |
| RESERVED | | 1011 |
| RESERVED | | 1100 |
| VALIDATE | Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification. | 1101 |
| RESERVED | Same as above. | 1110 |
| BYPASS | The BYPASS instruction is used to truncate the boundary scan register as a single bit in length. | 1111 |

IS279 tbl 04

NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

Ordering Information



5279 drw 13

* Note: JTAG (SA version) is not available with 100-pin TQFP package.

Package Information

100-Pin Thin Quad Plastic Flatpack (TQFP)
119 Ball Grid Array (BGA)

165 Fine Pitch Ball Grid Array (fBGA)
Information available on the IDT website

Datasheet Document History

| | | |
|----------|---------------------|--|
| 7/26/99 | | Updated to new format |
| 9/17/99 | Pg. 8 | Revised lsb1 and lzz for speeds 100–200MHz |
| | Pg. 11 | Revised tcDC (min.) at 166MHz |
| | Pg. 18 | Added 119 BGA package diagram |
| | Pg. 20 | Added Datasheet Document History |
| 12/31/99 | Pg. 1, 8, 11, 19 | Removed 166, 183, and 200MHz speed grade offerings (see IDT71V35761 and IDT71V35781) |
| | Pg. 1, 4, 8, 11, 19 | Added Industrial Temperature range offerings |
| 04/04/00 | Pg. 18 | Added 100TQFP Package Diagram Outline |
| | Pg. 4 | Add capacitance table for the BGA package; Add Industrial temperature to table; Insert note to Absolute Max Rating and Recommended Operating Temperature tables |
| | Pg. 7 | Add note to BGA pin configurations; corrected typo in pinout |
| 06/01/00 | Pg. 20 | Add new package offering, 13 x 15mm fBGA |
| | Pg. 7 | Correct BG119 Package Diagram Outline |
| 07/15/00 | Pg. 8 | Add note reference to BG119 pinout |
| | Pg. 20 | Add DNU reference note to BQ165 pinout |
| | Pg. 20 | Update BG119 Package Diagram Outline Dimensions |
| 10/25/00 | Pg. 8 | Remove Preliminary Status |
| | Pg. 4 | Add reference note to pin N5 on BQ165 pinout, reserved for JTAG TRST |
| 06/30/03 | Pg. 1,2,3,5-9 | Updated 165 BGA table information from TBD to 7 |
| | Pg. 5-8 | Updated datasheet with JTAG information |
| | Pg. 19,20 | Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package)) requiring NC or connection to Vss. |
| | Pg. 21-23 | Added two pages of JTAG Specification, AC Electrical, Definitions and Instructions |
| | Pg. 24 | Removed old package information from the datasheet |
| | | Updated ordering information with JTAG and Y stepping information. Added information regarding packages available IDT website. |
| 01/ /04 | Pg.21 | Added "Restricted hazardous substance device" to ordering information. |
| 02/20/09 | Pg. 21 | Removed "IDT" from orderable part number. |



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or
408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
ipchelp@idt.com
800-345-7015

The IDT logo is a registered trademark of Integrated Device Technology, Inc.