

## Evaluating the ADE7880 Energy Metering IC

### FEATURES

**Evaluation board designed to be used with accompanying software to implement a fully functional 3-phase energy meter**

**Easy connection of external transducers via screw terminals**

**Easy modification of signal conditioning components using PCB sockets**

**LED indicators on the CF1, CF2, CF3, IRQ0, and IRQ1 logic outputs**

**Optically isolated metering components and USB-based communication with a PC**

**External voltage reference option available for on-chip reference evaluation**

**PC COM port-based firmware updates**

### GENERAL DESCRIPTION

The [ADE7880](#) is a high accuracy, 3-phase electrical energy measurement IC with serial interfaces and three flexible pulse outputs. The [ADE7880](#) device incorporates second-order sigma-delta ( $\Sigma$ - $\Delta$ ) analog-to-digital converters (ADCs), a digital integrator, reference circuitry, and all of the signal processing required to perform the total (fundamental and harmonic) active and apparent energy measurements, rms calculations, and fundamental-only active and reactive energy measurements. In addition, the [ADE7880](#) computes the rms of harmonics on the phase and neutral currents and on the phase voltages,

together with the active, reactive, and apparent powers, the power factor and harmonic distortion on each harmonic for all phases. Total harmonic distortion (THD) is computed for all currents and voltages. This user guide describes the [ADE7880](#) evaluation kit hardware, firmware, and software functionality. The evaluation board contains an [ADE7880](#) and an LPC2368 microcontroller (from NXP Semiconductors). The [ADE7880](#) and its associated metering components are optically isolated from the microcontroller. The microcontroller communicates with the PC using a USB interface.

The [ADE7880](#) evaluation board and this user guide, together with the [ADE7880](#) data sheet, provide a complete evaluation platform for the [ADE7880](#).

The evaluation board has been designed so that the [ADE7880](#) can be evaluated as an energy meter. Using appropriate current transducers, the evaluation board can be connected to a test bench or high voltage (240 V rms) test circuit. On-board resistor divider networks provide the attenuation for the line voltages. This user guide describes how the current transducers should be connected for the best performance. The evaluation board requires two power supplies, one external supply of 3.3 V and one supply provided by connecting a USB cable between a PC and the board. Appropriate current transducers are also required.

**TABLE OF CONTENTS**

|  |    |  |    |
|--|----|--|----|
| Features .....   | 1  | PSM3 Mode.....   | 24 |
| General Description .....                                | 1  | Managing the Communication Protocol Between the<br>Microcontroller and the ADE7880 ..... | 25 |
| Revision History .....                                   | 2  | Acquiring HSDC Data Continuously .....   | 28 |
| Evaluation Board Connection Diagram.....                 | 3  | Starting the ADE7880 DSP .....   | 30 |
| Evaluation Board Hardware.....                           | 4  | Stopping the ADE7880 DSP .....   | 30 |
| Power Supplies .....                                     | 4  | Upgrading Microcontroller Firmware.....  | 35 |
| Analog Inputs (P1 to P4 and P5 to P8).....               | 4  | Control Registers Data File .....  | 36 |
| Setting Up the Evaluation Board as an Energy Meter ..... | 9  | Evaluation Board Schematics and Layout .....   | 38 |
| Evaluation Board Software .....                          | 12 | Schematic.....   | 38 |
| Installing and Uninstalling the ADE7880 Software.....    | 12 | Layout .....   | 51 |
| Front Panel .....  | 12 | Ordering Information.....  | 54 |
| PSM0 Mode—Normal Power Mode .....                        | 13 | Bill of Materials.....   | 54 |
| PSM1 Mode.....   | 22 |  |    |
| PSM2 Mode.....   | 23 |  |    |

**REVISION HISTORY**

**2/12—Revision 0: Initial Version**

EVALUATION BOARD CONNECTION DIAGRAM




Figure 1.

10395-001



The secondary current of the transformer is converted to a voltage by using a burden resistor across the secondary winding outputs. Care should be taken when using a current transformer as the current sensor. If the secondary is left open (that is, no burden is connected), a large voltage may be present at the secondary outputs. This can cause an electric shock hazard and potentially damage electronic components.

For this particular example, burden resistors of 50 Ω signify an input current of 7.05 A rms at the ADE7880 ADC full-scale input (0.5 V). In addition, the PGA gains for the current channel must be set at 1. For more information about setting PGA gains, see the ADE7880 data sheet. The evaluation software allows the user to configure the current channel gain.

**Using a Rogowski Coil as the Current Sensor**

Figure 4 shows how a Rogowski coil can be used as a current sensor in one phase of a 3-phase, 4-wire distribution system (Phase A). The other two phases and the neutral current require identical connections. The Rogowski coil does not require any burden resistors; therefore, R1 and R2 should not be populated. The antialiasing filters should be enabled by opening the JP5A and JP6A jumpers. To account for the high frequency noise introduced by the coil, an additional antialiasing filter must be introduced by opening the JP3A and JP4A jumpers. Then, to compensate for the 20 dB/dec gain introduced by the di/dt sensor, the integrator of the ADE7880 must be enabled by setting Bit 0 (INTEN) of the CONFIG register. The integrator has a -20 dB/dec attenuation and a phase shift of approximately -90° and, when combined with the di/dt sensor, results in a magnitude and phase response with a flat gain over the frequency band of interest.

**Voltage Sense Inputs (P5, P6, P7, and P8 Connectors)**

The voltage input connections on the ADE7880 evaluation board can be directly connected to the line voltage sources. The line voltages are attenuated using a simple resistor divider network before they are supplied to the ADE7880. The attenuation network on the voltage channels is designed so that the 3 dB corner frequency of the network matches that of the antialiasing filters in the current channel inputs. This prevents the occurrence of large energy errors at low power factors.




Figure 4. Example of a Rogowski Coil Connection

Figure 5 shows a typical connection of the Phase A voltage inputs; the resistor divider is enabled by opening the JP7A jumper, closing JP9A and connecting JP8A to AGND (Pin 1). The antialiasing filter on the VN data path is enabled by opening the JP7N jumper. The VN analog input is connected to AGND via the R25/C25 antialiasing filter using the P5 connector.

The attenuation networks can be easily modified by the user to accommodate any input level. However, the value of R32 (1 kΩ), should be modified only together with the corresponding resistors in the current channel (R17 and R18 on the Phase A current data path).




Figure 5. Phase A Voltage Input Structure on the Evaluation Board

The maximum signal level permissible at the VAP, VBP, and VCP pins of the ADE7880 is 0.5 V peak. Although the ADE7880 analog inputs can withstand ±2 V without risk of permanent damage, the signal range should not exceed ±0.5 V with respect to AGND for a specified operation.

Table 1. Recommended Settings for Evaluation Board Connectors

| Jumper | Option           | Description  |
|--------|------------------|--|
| JP1A   | Closed           | Connects Pin 1 of the Channel IA pin connector, P1, to AGND. Use this configuration in conjunction with JP3A and JP5A to short the IAP pin of the <a href="#">ADE7880</a> to AGND. |
|        | Open (default)   | Pin 1 of the Channel IA pin connector, P1, is left floating. Use this configuration in normal operation to drive IAP with analog signal.   |
| JP1B   | Closed           | Connects Pin 1 of the Channel IB pin connector, P2, to AGND. Use this configuration in conjunction with JP3B and JP5B to short the IBP pin of the <a href="#">ADE7880</a> to AGND. |
|        | Open (default)   | Pin 1 of the Channel IB pin connector, P2, is left floating. Use this configuration in normal operation to drive IBP with analog signal.   |
| JP1C   | Closed           | Connects Pin 1 of the Channel IC pin connector, P3, to AGND. Use this configuration in conjunction with JP3C and JP5C to short the ICP pin of the <a href="#">ADE7880</a> to AGND. |
|        | Open (default)   | Pin 1 of the Channel IC pin connector, P3, is left floating. Use this configuration in normal operation to drive ICP with analog signal.   |
| JP1N   | Closed           | Connects Pin 1 of the Channel IN pin connector, P4, to AGND. Use this configuration in conjunction with JP3N and JP5N to short the INP pin of the <a href="#">ADE7880</a> to AGND. |
|        | Open (default)   | Pin 1 of the Channel IN pin connector, P4, is left floating. Use this configuration in normal operation to drive INP with analog signal.   |
| JP2A   | Closed           | Connects Pin 2 of the Channel IA pin connector, P1, to AGND. Use this configuration in conjunction with JP4A and JP6A to short the IAN pin of the <a href="#">ADE7880</a> to AGND. |
|        | Open (default)   | Pin 2 of the Channel IA pin connector, P1, is left floating. Use this configuration in normal operation when driving a differential input to IAN.                                  |
| JP2B   | Closed           | Connects Pin 2 of the Channel IB pin connector, P2, to AGND. Use this configuration in conjunction with JP4B and JP6B to short the IBN pin of the <a href="#">ADE7880</a> to AGND. |
|        | Open (default)   | Pin 2 of the Channel IB pin connector, P2, is left floating. Use this configuration in normal operation when driving a differential input to IBN.                                  |
| JP2C   | Closed           | Connects Pin 2 of the Channel IC pin connector, P3, to AGND. Use this configuration in conjunction with JP4C and JP6C to short the ICN pin of the <a href="#">ADE7880</a> to AGND. |
|        | Open (default)   | Pin 2 of the Channel IC pin connector, P3, is left floating. Use this configuration in normal operation when driving a differential input to ICN.                                  |
| JP2N   | Closed           | Connects Pin 2 of the Channel IN pin connector, P4, to AGND. Use this configuration in conjunction with JP4N and JP6N to short the INN pin of the <a href="#">ADE7880</a> to AGND. |
|        | Open (default)   | Pin 2 of the Channel IBN pin connector, P2, is left floating. Use this configuration in normal operation when driving a differential input to IBN.                                 |
| JP3A   | Closed (default) | Disables the phase compensation network (composed by R9 and C9) in the IAP data path.  |
|        | Open             | Enables the phase compensation network (composed by R9 and C9) in the IAP data path.   |
| JP3B   | Closed (default) | Disables the phase compensation network (composed by R11 and C11) in the IBP data path.  |
|        | Open             | Enables the phase compensation network (composed by R11 and C11) in the IBP data path.   |
| JP3C   | Closed (default) | Disables the phase compensation network (composed by R13 and C13) in the ICP data path.  |
|        | Open             | Enables the phase compensation network (composed by R13 and C13) in the ICP data path.   |
| JP3N   | Closed (default) | Disables the phase compensation network (composed by R15 and C15) in the INP data path.  |
|        | Open             | Enables the phase compensation network (composed by R15 and C15) in the INP data path.   |
| JP4A   | Closed (default) | Disables the phase compensation network (composed by R10 and C10) in the IAN data path.  |
|        | Open             | Enables the phase compensation network (composed by R10 and C10) in the IAN data path.   |
| JP4B   | Closed (default) | Disables the phase compensation network (composed by R12 and C12) in the IBN data path.  |
|        | Open             | Enables the phase compensation network (composed by R12 and C12) in the IBN data path.   |
| JP4C   | Closed (default) | Disables the phase compensation network (composed by R14 and C14) in the ICN data path.  |
|        | Open             | Enables the phase compensation network (composed by R14 and C14) in the ICN data path.   |
| JP4N   | Closed (default) | Disables the phase compensation network (composed by R16 and C16) in the INN data path.  |
|        | Open             | Enables the phase compensation network (composed by R16 and C16) in the INN data path.   |
| JP5A   | Closed           | Disables the phase antialiasing filter (composed by R17 and C17) in the IAP data path.   |
|        | Open (default)   | Enables the phase antialiasing filter (composed by R17 and C17) in the IAP data path.  |
| JP5B   | Closed           | Disables the phase antialiasing filter (composed by R19 and C19) in the IBP data path.   |
|        | Open (default)   | Enables the phase antialiasing filter (composed by R19 and C19) in the IBP data path.  |

| Jumper | Option                                     | Description   |
|--------|--|---|
| JP5C   | Closed                                     | Disables the phase antialiasing filter (composed by R21 and C21) in the ICP data path.  |
|        | Open (default)                             | Enables the phase antialiasing filter (composed by R21 and C21) in the ICP data path.   |
| JP5N   | Closed                                     | Disables the phase antialiasing filter (composed by R23 and C23) in the INP data path.  |
|        | Open (default)                             | Enables the phase antialiasing filter (composed by R23 and C23) in the INP data path.   |
| JP6A   | Closed                                     | Disables the phase antialiasing filter (composed by R18 and C18) in the IAN data path.  |
|        | Open (default)                             | Enables the phase antialiasing filter (composed by R18 and C18) in the IAN data path.   |
| JP6B   | Closed                                     | Disables the phase antialiasing filter (composed by R20 and C20) in the IBN data path.  |
|        | Open (default)                             | Enables the phase antialiasing filter (composed by R20 and C20) in the IBN data path.   |
| JP6C   | Closed                                     | Disables the phase antialiasing filter (composed by R22 and C22) in the ICN data path.  |
|        | Open (default)                             | Enables the phase antialiasing filter (composed by R22 and C22) in the ICN data path.   |
| JP6N   | Closed                                     | Disables the phase antialiasing filter (composed by R24 and C24) in the INN data path.  |
|        | Open (default)                             | Enables the phase antialiasing filter (composed by R24 and C24) in the INN data path.   |
| JP7A   | Closed between Pin 2 and Pin 1             | Disables the resistor divider (composed by R26, R29, and R32) when JP9A is open. Use this configuration when using a low voltage signal source in the VAP data path.  |
|        | Closed between Pin 2 and Pin 3             | Connects the VAP pin of the <a href="#">ADE7880</a> to AGND. Use this configuration when no signal source is desired in the VAP data path.  |
|        | Unconnected (default)                      | Enables the resistor divider (composed by R26, R29, and R32) when JP9A is closed. Use this configuration when using a high voltage signal source in the VAP data path in 3-phase, 4-wire and 3-phase 3-wire configurations. |
| JP7B   | Closed between Pin 2 and Pin 1             | Disables the resistor divider (composed by R27, R30, and R33) when JP9B is open. Use this configuration when using a low voltage signal source in the VBP data path.  |
|        | Closed between Pin 2 and Pin 3             | Connects the VBP pin of the <a href="#">ADE7880</a> to AGND. Use this configuration when no signal source is desired in the VBP data path, such as 3-phase, 3-wire configuration.   |
|        | Unconnected (default)                      | Enables the resistor divider (composed by R27, R30, and R33) when JP9B is closed. Use this configuration when using a high voltage signal source in the VBP data path in 3-phase, 4-wire configuration.                     |
| JP7C   | Closed between Pin 2 and Pin 1             | Disables the resistor divider (composed by R28, R31, and R34) when JP9C is open. Use this configuration when using a low voltage signal source in the VCP data path.  |
|        | Closed between Pin 2 and Pin 3             | Connects the VCP pin of the <a href="#">ADE7880</a> to AGND. Use this configuration when no signal source is desired in the VCP data path.  |
|        | Unconnected (default)                      | Enables the resistor divider (composed by R28, R31, and R34) when JP9C is closed. Use this configuration when using a high voltage signal source in the VCP data path in 3-phase 4-wire and 3-phase, 3-wire configurations. |
| JP7N   | Closed between Pin 2 and Pin 1             | Disables the antialiasing filter (composed by R25 and C25) in the VN data path. Use this configuration when normal single ended signals are connected to the <a href="#">ADE7880</a> voltage channels.                      |
|        | Closed between Pin 2 and Pin 3             | Connects the VN pin of the <a href="#">ADE7880</a> to AGND. Use this configuration when the <a href="#">ADE7880</a> voltage channels are connected to AGND.   |
|        | Unconnected (default)                      | Enables the antialiasing filter in the VN data path. Use this configuration when the <a href="#">ADE7880</a> voltage channels are differential, in 3-phase, 4-wire and 3-phase, 3-wire configurations.                      |
| JP8A   | Soldered between Pin 2 and Pin 1 (default) | Connects C28 to AGND. Use this configuration when the <a href="#">ADE7880</a> voltage channels are differential, in 3-phase, 4-wire and 3-phase, 3-wire configurations.   |
|        | Soldered between Pin 2 and Pin 3           | Connects C28 to VN. Use this configuration, with JP7N connected between Pin 2 and Pin 3, when the <a href="#">ADE7880</a> voltage channels are single-ended.  |
| JP8B   | Soldered between Pin 2 and Pin 1 (default) | Connects C27 to AGND. Use this configuration when the <a href="#">ADE7880</a> voltage channels are differential, in 3-phase, 4-wire and 3-phase, 3-wire configurations.   |
|        | Soldered between Pin 2 and Pin 3           | Connects C27 to VN. Use this configuration, with JP7N connected between Pin 2 and Pin 3, when the <a href="#">ADE7880</a> voltage channels are single-ended.  |
| JP8C   | Soldered between Pin 2 and Pin 1 (default) | Connects C25 to AGND. Use this configuration when <a href="#">ADE7880</a> voltage channels are differential, in 3-phase, 4-wire and 3-phase, 3-wire configurations.   |
|        | Soldered between Pin 2 and Pin 3           | Connects C25 to VN. Use this configuration, with JP7N connected between Pin 2 and Pin 3, when the <a href="#">ADE7880</a> voltage channels are single-ended.  |



| Jumper                 | Option                                     | Description  |
|------------------------|--|--|
| JP9A                   | Closed (default)                           | Enables the resistor divider (composed by R26, R29, and R32) when JP7A is unconnected. Use this configuration when using a high voltage signal source in the VAP data path, in 3-phase, 4-wire and 3-phase, 3-wire configurations.   |
|                        | Open                                       | Disables the resistor divider (composed by R26, R29, and R32) when JP7A is closed between Pin 1 and Pin 2. Use this configuration when using a low voltage signal source in the VAP data path.   |
| JP9B                   | Closed (default)                           | Enables the resistor divider (composed by R27, R30, and R33) when JP7B is unconnected. Use this configuration when using a high voltage signal source in the VBP data path in 3-phase, 4-wire and 3-phase, 3-wire configurations.  |
|                        | Open                                       | Disables the resistor divider (composed by R27, R30, and R33) when JP7B is closed between Pin 1 and Pin 2. Use this configuration when using a low voltage signal source in the VBP data path.   |
| JP9C                   | Closed (default)                           | Enables the resistor divider (composed by R28, R31, and R34) when JP7C is unconnected. Use this configuration when using a high voltage signal source in the VCP data path in 3 phase, 4 wire and 3-phase, 3-wire configurations.  |
|                        | Open                                       | Disables the resistor divider (composed by R28, R31, and R34) when JP7C is closed between Pin 1 and Pin 2. Use this configuration when using a low voltage signal source in the VCP data path.   |
| JP10                   | Soldered between Pin 2 and Pin 1 (default) | Connects the on-board 16.384 MHz crystal, Y1, to the CLKIN pin of the <a href="#">ADE7880</a> . Use this configuration when Crystal Y1 is used as the clock source for the <a href="#">ADE7880</a> .   |
|                        | Soldered between Pin 2 and Pin 3           | Disconnects the on-board 16.384 MHz crystal, Y1, from the CLKIN pin of the <a href="#">ADE7880</a> . Use this configuration when an external clock is used. This clock can be connected to the EXT_CLKIN connector.  |
| JP11                   | Closed between Pin 2 and Pin 1 (default)   | Connects the supply of the secondary side of the isocouplers (VDD2) to VDD, the supply of the <a href="#">ADE7880</a> .  |
|                        | Closed between Pin 2 and Pin 3             | Connects the supply of the secondary side of the isocouplers (VDD2) to a 3.3 V supply provided at the P10 connector.   |
| JP12                   | Closed                                     | Connects the <a href="#">ADR280</a> voltage reference to the REF <sub>IN/OUT</sub> pin of the <a href="#">ADE7880</a> . Use this configuration when the <a href="#">ADE7880</a> is configured to use an external reference.  |
|                        | Open (default)                             | Disconnects the <a href="#">ADR280</a> voltage reference from the REF <sub>IN/OUT</sub> pin of the <a href="#">ADE7880</a> . Use this configuration in normal operation when the <a href="#">ADE7880</a> is configured to use the internal reference.  |
| JP21                   | Closed                                     | Signals the NXP LPC2368 microcontroller to declare all I/O pins as outputs. Use this configuration when another microcontroller manages the <a href="#">ADE7880</a> through the P17 socket.  |
|                        | Open (default)                             | Disables the option to use another microcontroller to manage the <a href="#">ADE7880</a> through the P17 socket. Use this configuration in normal operation to allow the NXP LPC2368 microcontroller to manage the <a href="#">ADE7880</a> .   |
| JP24                   | Closed between Pin 2 and Pin 1             | Selects an external 3.3 V power supply provided at P12 connector to power the domain that includes the NXP LPC2368 and one side of the isocouplers. Use this configuration if USB provided power supply is not desired.  |
|                        | Closed between Pin 2 and Pin 3 (default)   | Selects the USB provided power supply to power the domain that includes the NXP LPC2368 and one side of the isocouplers. Use this configuration in normal operation to provide power to the NXP LPC2368 and one side of the isocouplers from the PC.   |
| JP31, JP32, JP33, JP34 | Closed between Pin 2 and Pin 1             | When I <sup>2</sup> C communication between the NXP LPC2368 and the <a href="#">ADE7880</a> is used, the HSDC port of the <a href="#">ADE7880</a> is also enabled and the SPI port of the <a href="#">ADE7880</a> is disabled. Use this configuration when I <sup>2</sup> C communication is selected. |
|                        | Closed between Pin 2 and Pin 3 (default)   | When SPI communication between the NXP LPC2368 and the <a href="#">ADE7880</a> is used, the I <sup>2</sup> C and HSDC ports of the <a href="#">ADE7880</a> are disabled. Use this configuration when SPI communication is selected.  |



## SETTING UP THE EVALUATION BOARD AS AN ENERGY METER

Figure 6 shows a typical setup for the [ADE7880](#) evaluation board. In this example, an energy meter for a 3-phase, 4-wire, wye distribution system is shown. Current transformers are used to sense the phase and neutral currents and are connected as shown in Figure 6. The line voltages are connected directly to the evaluation board as shown. Note that the state of all jumpers must match the states shown in Figure 6, equal to the default states in Table 1. The board is supplied from two different power supplies. One is supplied by the PC through the USB cable and is used for the NXP LPC2368 and one side of the isocouplers. The other is an external 3.3 V supply used for the [ADE7880](#) domain and the other side of the isocouplers. Because the two domains are isolated to ensure that there is no electrical connection between the high voltage test circuit and the control circuit, the external power supply should have floating voltage outputs.

Figure 7 shows a setup for the [ADE7880](#) evaluation board as an energy meter for a 3-phase, 3-wire, delta distribution system. The Phase B voltage is used as a reference, and the VN pin of the [ADE7880](#) is connected to it.

The evaluation board is connected to the PC using a USB cable supplied with the board. When the evaluation board is connected to the PC, the enumeration process begins. The PC recognizes new hardware and asks to install the appropriate driver. The driver can be found in the VirCOM\_Driver\_XP folder on the CD for a Windows XP PC or in the VirCom\_Driver\_W7\_64bit for a Windows 7 64-bit PC. After the driver is installed, the supplied evaluation software can be started. The Evaluation Board Software section describes the [ADE7880](#) evaluation software in detail and how it can be installed and uninstalled.

## Activating Serial Communication Between the [ADE7880](#) and the NXP LPC2368

The [ADE7880](#) evaluation board provides communication between the [ADE7880](#) and the NXP LPC2368 that is set through the SPI ports. The JP31, JP32, JP33, and JP34 jumpers are closed between Pin 2 and Pin 3. The SPI port should be chosen as the active port in the [ADE7880](#) control panel.

Communication between the [ADE7880](#) and the NXP LPC2368 is also possible using the I<sup>2</sup>C ports. To accomplish this, the JP31, JP32, JP33, and JP34 jumpers should be closed between Pin 2 and Pin 1. In this case, the I<sup>2</sup>C port should be chosen as the active port in the [ADE7880](#) control panel (see Table 2). Note that the HSDC port of the [ADE7880](#) also becomes available to communicate with the NXP LPC2368 in this case.

**Table 2. Jumper State to Activate SPI or I<sup>2</sup>C Communication**

| Active Communication | Jumpers JP31, JP32, JP33, JP34 |
|----------------------|--------------------------------|
| SPI (Default)        | Closed between Pin 2 and Pin 3 |
| I <sup>2</sup> C     | Closed between Pin 2 and Pin 1 |

## Using the Evaluation Board with Another Microcontroller

It is possible to manage the [ADE7880](#) mounted on the evaluation board with a different microcontroller mounted on another board. The [ADE7880](#) can be connected to this second board through one of two connectors: P11 or P17. P11 is placed on the same power domain as the [ADE7880](#). P17 is placed on the power domain of the NXP LPC2368 and communicates with the [ADE7880](#) through the isocouplers. If P11 is used, the USB cable should not be connected between the PC and the board to avoid supplying the power domain of the NXP LPC2368. If P17 is used, a conflict may arise with the NXP LPC2368 I/O ports.

To avoid this conflict, close the JP21 jumper. This tells the NXP LPC2368 to set all of its I/O ports high to allow the other microcontroller to communicate with the [ADE7880](#). After JP21 is closed, the S2 reset button should be pressed low to reset the NXP LPC2368. This is necessary because the state of JP21 is checked inside the NXP LPC2368 program only once after reset.




Figure 6. Typical Setup for the ADE7880 Evaluation Board for 3-Phase, 4-Wire, Wye Distribution Systems

10385-006




Figure 7. Typical Setup for the ADE7880 Evaluation Board for 3-Phase, 3-Wire, Delta Distribution Systems

10385-007

## EVALUATION BOARD SOFTWARE

The [ADE7880](#) evaluation board is supported by Windows® based software that allows the user to access all the functionality of the [ADE7880](#). The software communicates with the NXP LPC2368 microcontroller using the USB as a virtual COM port. The NXP LPC2368 communicates with the [ADE7880](#) to process the requests that are sent from the PC.

### INSTALLING AND UNINSTALLING THE [ADE7880](#) SOFTWARE

The [ADE7880](#) software is supplied on one CD-ROM. It contains two projects: one that represents the NXP LPC2368 project and one LabVIEW™ based program that runs on the PC. The NXP LPC2368 project is already loaded into the processor, but the LabVIEW based program must be installed.

1. To install the [ADE7880](#) software, place the CD-ROM in the CD-ROM reader and double-click **LabView\_project\installation\_files\setup.exe**. This launches the setup program that automatically installs all the software components, including the uninstall program, and creates the required directories.
2. To launch the software, go to the **Start/Programs/ADE7880 Eval Software** menu and click **ADE7880 Eval Software**.

Both the [ADE7880](#) evaluation software program and the LabVIEW run-time engine are easily uninstalled using the **Add/ Remove Programs** option in the **Control Panel**.

1. Before installing a new version of the [ADE7880](#) evaluation software, first uninstall the previous version.
2. Select the **Add/Remove Programs** option in the Windows **Control Panel**.
3. Select the program to uninstall and click the **Add/Remove** button.

### FRONT PANEL

When the evaluation board software is launched, the **Front Panel** is opened. This panel contains three areas: the main menu at the left, the sub-menu at the right, and a box that displays the name of the communication port used by the PC to connect to the evaluation port, also at the right (see Figure 8).

The COM port used to connect the PC to the evaluation board must be selected first. The program displays a list of the active COM ports, allowing you to select the correct part. To learn which COM port is used by the evaluation board, launch the Windows **Device Manager** (the **devmgmt.msc** file) in the **Run** window on the Windows **Start** menu. By default, the program offers the option of searching for the COM port.

The serial communication between the microcontroller and the [ADE7880](#) is selected using a switch in the LabVIEW software. By default, the SPI port is used. Note that the active serial port must first be set in the hardware. See the **Activating Serial Communication Between the ADE7880 and the NXP LPC2368** section for details on how to set it up.

The main menu has only one choice, other than **Exit**, enabled, **Find COM Port**. Clicking it starts a process in which the PC tries to connect to the evaluation board using the port indicated in the **Start** menu. It uses the echo function of the communication protocol (see the **Managing the Communication Protocol Between the Microcontroller and the ADE7880** section). It displays the port that matches the protocol and then sets it to 115,200 baud, eight data bits, no parity, no flow control, one stop bit.




Figure 8. Front Panel of the [ADE7880](#) Software

If the evaluation board is not connected, the port is displayed as **XXXXXX**. In this case, the evaluation software is still accessible, but no communication can be established. Whether the search for the COM port is successful or not, the cursor is positioned at **Please select from the following options** in the main menu, **Find COM Port** is grayed out, and the other main menu options are enabled (see Figure 9). These options allow you to command the [ADE7880](#) in either the PSM0 or PSM3 power mode. The other power modes, PSM1 and PSM2, are not available because they must be initialized in PSM0 before the [ADE7880](#) can be used in PSM1 or PSM2.




Figure 9. Front Panel After the COM Port Is Identified

## PSM0 MODE—NORMAL POWER MODE

### Enter PSM0 Mode

When the evaluation board is powered up, the [ADE7880](#) is in PSM3 sleep mode. When **Enter PSM0 mode** is selected, the microcontroller activates the PM0 and PM1 pins of the [ADE7880](#) to switch it into PSM0 mode. It waits 50 ms for the circuit to power up and, if SPI communication is activated on the board, it executes three SPI write operations to Address 0xEBFF of the [ADE7880](#) to activate the SPI port.

If the operation is correctly executed or if I<sup>2</sup>C communication is used, the message **Configuring LPC2368—ADE7880 communication was successful** is displayed, and you must click **OK** to continue. The only error that may occur during this operation is communication related; if this happens, the following message is displayed: **Configuring LPC2368—ADE7880 communication was not successful. Please check the communication between the PC and ADE7880 evaluation board and between LPC2368 and ADE7880.**

Bit 1 (I2C\_LOCK) of the CONFIG2[7:0] register is now set to 1 to lock in the serial port choice. Then the DICOEFF register is initialized with 0xFFF8000, and the DSP of the [ADE7880](#) is started when the software program writes RUN = 0x1. At the end of this process, the entire main menu is grayed out, and the submenu is enabled. You can now manage all functionality of the [ADE7880](#) in PSM0 mode. To switch the [ADE7880](#) to another power mode, click the **Exit** button on the submenu. The state of the **Front Panel** is shown in Figure 10.




Figure 10. Front Panel After the ADE7880 Enters PSM0 Mode

### Reset ADE7880

When **Reset ADE7880** is selected on the **Front Panel**, the **RESET** pin of the [ADE7880](#) is kept low for 20 ms and then is set high. If the operation is correctly executed, the message, **ADE7880 was reset successfully**, is displayed, and you must click **OK** to continue. The only error that may occur during this operation is communication related; if this happens, the following message is displayed: **The communication between PC and ADE7880 evaluation board or between LPC2368 and ADE7880 did not function correctly. There is no guarantee the reset of ADE7880 has been performed.**

### Configure Communication

When **Configure Communication** is selected on the **Front Panel**, the panel shown in Figure 11 is opened. This panel is useful if an [ADE7880](#) reset has been performed and the SPI is no longer the active serial port. Select the SPI port by clicking the **I2C/SPI Selector** button and then click **OK** to update the selection and lock the port. If the port selection is successful, the following message is displayed: **Configuring LPC2368—ADE7880 communication was successful**, and you must click **OK** to continue. If a communication error occurs, the following message is displayed: **Configuring LPC2368—ADE7880 communication was not successful. Please check the communication between the PC and ADE7880 evaluation board.**






Figure 11. Configure Communication Panel

The CONFIG2[7:0] register is written with Bit 1 (I2C\_LOCK) set to 1 so that you do not need to remember to set it once the communication is set. The contents of CONFIG2[7:0] are then read back and displayed with Bit 1 (I2C\_LOCK).

To close the panel, click the **Exit** button; the cursor is positioned at **Please select from the following options** in the submenu of the **Front Panel**.

**Total Active Power**

When **Total Active Power** is selected on the **Front Panel**, the panel shown in Figure 12 is opened. The screen has an upper half and a lower half: the lower half shows the total active power data path of one phase, and the upper half shows bits, registers, and commands necessary for power management.




Figure 12. Total Active Power Panel

The **Active Data Path** menu manages which data path is shown in the bottom half. Some registers or bits, such as the WTHR[7:0] register or Bit 0 (INTEN) of the CONFIG[15:0] register, are common to all data paths, independent of the phase shown. When these registers are updated, all the values in all data paths are updated. Bit 0 (HPFEN) of the CONFIG3[7:0] register is

included twice in the data path, but only the bit value from the current data path is written into the ADE7880. All the other instances take this value directly.

1. Click the **Read Configuration** button to read all ADE7880 registers that manage the total active power. Registers from the inactive data paths are also read and updated.
2. Click the **Write Configuration** button to write all registers that manage the total active power into the ADE7880. Registers from the inactive data paths are also written. The **ADE7880 status** box shows the power mode that the ADE7880 is in (it should always be PSM0 in this window), the active serial port, and the CHECKSUM[31:0] register. After every read and write operation, the CHECKSUM[31:0] register is read and displayed.
3. Click the **CFx Configuration** button to open a new panel (see Figure 13). This panel gives access to all bits and registers that configure the CF1, CF2, and CF3 outputs of the ADE7880. The **Read Setup** and **Write Setup** buttons update and display the CF1, CF2, and CF3 output values.




Figure 13. CFx Configuration Panel

Like the **Total Active Power** panel, the CHECKSUM[31:0] register is read back whenever a read or write operation is executed in the **CFx Configuration** panel. To select more than one option for a TERMSELx bit in the COMPMODE[15:0] register, press the **CTRL** key while clicking the options you want.

Clicking the **Exit** button closes the panel and redisplay the **Total Active Power** panel. When the **Read Energy Registers** button in the **Total Active Power** panel is clicked, a new panel is opened (see Figure 14). This panel gives access to bits and registers that configure the energy accumulation. The **Read Setup** and **Write Setup** buttons update and display the bit and register values. The CHECKSUM[31:0] register is read back whenever a read or write operation is executed in the **Read Energy Registers** panel. Click the **Read all energy registers** button to read all energy registers immediately, without regard to the modes in which they function.








Figure 17. Harmonic Analysis Panel

Immediately after launch, the default panel is set to execute the harmonic analysis on Phase A. The user can select two quantities to analyze: current and voltage rms, active and reactive powers, apparent power and power factor, or current and voltage distortions. The program reads information starting with the fundamental and ending with Harmonic 63. Note that the pass-band frequency of the ADE7880 harmonic calculations is 2.8 kHz and any harmonic that is placed after that frequency is attenuated.

Next, the user can select how many samples are averaged before displaying the results. The default is 100 samples. The program automatically displays the average time it takes for the samples to be acquired based on HCONFIG register settings placed on the same panel: Bit 0 (HRCFG), Bits[4:3] (HSTIME), and Bits[7:5] (HRATE). When the **Start Analysis** button is pressed, the program instructs the ADE7880 to read all harmonic information, transfer it to the PC, and then displays it in dB relative to the acquired maximum harmonic value.

Every phase has separate panels in which information on one single harmonic or on the fundamental can be managed. Figure 18 shows the **Phase A Fundamental Info** panel. APGAIN, the Phase A power gain register, together with offset compensation registers AFWATTOS, AFVAROS, AFIRMSOS, and AFVRMSOS can be set in this panel and then, by pressing the **Write** button in the upper half part, the values can be written into the ADE7880. When the **Read** button is pressed, all the control registers together with the harmonic calculations results related to the panel (FWATT, FVAR, FIRMS, FVRMS, FVA, FPE, ITHDN, and VTHDN) are read and then displayed.




Figure 18. Phase A Fundamental Info Panel

Similarly, each phase and neutral have panels dedicated to the three harmonics that the ADE7880 can monitor at a time. The neutral line is analyzed together with the sum of the phase currents that the ADE7880 calculates into the ISUM register. In addition to the **Phase Fundamental info** panel, these panels contain options to select a harmonic index using one of the HX, HY or HZ registers. Type a number between 1 and 63 into the HX, HY or HZ window, set HPGAIN, the harmonic power gain register, the offset registers HX/HY/HZWATTOS, HX/HY/HZVAROS, HX/HY/HZIRMSOS and HX/HY/HZVRMSOS, and then click the **Write** button. Then press **Read** button to read back the values of the registers together with the harmonic calculations results related to the panel: HX/HY/HZWATT, HX/HY/HZVAR, HX/HY/HZIRMS, HX/HY/HZVRMS, HX/HY/HZVA, HX/HY/HZPF, HX/HY/HZIHD, HX/HY/HZVHD. Figure 19 shows the **Phase A Harmonic X** panel. Note that the neutral current selection does not have a panel to manage the fundamental information. As for neutral current, the fundamental information is managed through the HX, HY or HZ registers. Set one of these registers to 1 to analyze the fundamental information related to neutral current and the sum of the phase currents.




Figure 19. Phase A Harmonic X Panel

Each phase and neutral has a panel called **Real-Time Monitoring** (see Figure 20). This panel allows the user to monitor up to four **ADE7880** harmonic calculation outputs: one on the fundamental, one on harmonic HX, one on harmonic HY, and one on harmonic HZ. Select the quantity to monitor, introduce the harmonic that is monitored using the HX, HY, and HZ registers, select the number of samples to acquire in real time, select the HCONFIG register settings and click the **Start Analysis** button. If four quantities are monitored, only up to 2433 samples can be acquired. If three quantities are monitored, up to 3244 samples can be acquired. If two quantities are monitored, up to 4866 samples can be acquired. If only one quantity is monitored, up to 9732 samples can be acquired. The program then displays the samples on up to four diagrams, computes the mean, maximum and minimum values of the acquisitions, and displays them at the right side of every drawing.




Figure 20. Phase A Real-Time Monitoring Panel

### Apparent Power

When **Apparent Power** is selected on the **Front Panel**, a new panel is opened (see Figure 21). Similar to the other panels that deal with power measurement, this panel is divided into two parts: the lower half shows the apparent power data path of one phase and the **ADE7880** status; the upper half shows the bits, registers, and commands necessary for power management.




Figure 21. Apparent Power Panel

### RMS Current

When **RMS Current** is selected on the **Front Panel**, a new panel is opened (see Figure 22). All data paths of all phases are available.




Figure 22. Current RMS Panel

Click the **Read Setup** button to read all registers shown in the panel. Click the **Write Setup** button to write to the **xIRMSOS[23:0]** registers.

You can use the **Start Digital Signal Processor** and **Stop Digital Signal Processor** buttons to manage the **Run[15:0]** register and the **Read xIRMS registers** button, which uses the **ZXIA**, **ZXIB**, and **ZXIC** interrupts at the **IRQ1** pin, to read the **xIRMS[23:0]** registers 500 consecutive times and then compute and display their average. If no interrupt occurs for the time indicated by the timeout (in 3 sec increments), the following

message is displayed: **No ZXIA, ZXIB or ZXIC interrupt was generated. Verify at least one sinusoidal signal is provided between IAP-IAN, IBP-IBN or ICP-ICN pins.** A delay can be introduced (in 10 ms increments) between the time that the **IRQ** pin goes low and the moment the **xIRMS** registers are read. The operation is repeated until the button is clicked again.

**Mean Absolute Value Current**

When **Mean Absolute Value Current** is selected on the **Front Panel**, a new panel is opened (see Figure 23). When the **Read xIMAV registers** button is clicked, the **xIMAV[19:0]** registers are read 10 consecutive times, and their averages are computed and displayed. After this operation, the button is returned to high automatically. The **ADE7880** status is also displayed.




Figure 23. Mean Absolute Value Current Panel

**RMS Voltage**

When **RMS Voltage** is selected on the **Front Panel**, the **Voltage RMS** panel is opened (see Figure 24). This panel is very similar to the **Current RMS** panel. Clicking the **Read Setup** button executes a read of the **xVRMSOS[23:0]** and **xVRMS[23:0]** registers.

Clicking **Write Setup** writes the **xVRMSOS[23:0]** registers into the **ADE7880**. The **Start Digital Signal Processor** button manage the **Run[15:0]** register.

When the **Read xVRMS registers** button is clicked, the **xVRMS[23:0]** registers are read 500 consecutive times and the average is displayed. The operation is repeated until the button is clicked again. Note that the **ZXVA, ZXVB, and ZXVC** zero-crossing interrupts are not used in this case because they are disabled when the voltages go below 10% of full scale. This allows rms voltage registers to be read even when the phase voltages are very low.




Figure 24. Voltage RMS Panel

**Power Quality**

The **Power Quality** panel is accessible from the **Front Panel** and is divided into two parts (see Figure 25). The lower part displays registers that manage the power quality measurement functions for the **Active Measurement** button in the upper part of the panel. The upper part also displays the **ADE7880** status and the buttons that manage the measurements.

When the **READ CONFIGURATION** button is clicked, all power quality registers (**MASK1[31:0]**, **STATUS1[31:0]**, **ZXTOUT[15:0]**, **APERIOD[15:0]**, **BPERIOD[15:0]**, **CPERIOD[15:0]**, **MMODE[7:0]**, **ISUM[27:0]**, **OVLVL[23:0]**, **OILVL[23:0]**, **PHSTATUS[15:0]**, **IPEAK[31:0]**, **VPEAK[31:0]**, **SAGLVL[23:0]**, **SAGCYC[7:0]**, **ANGLE0[15:0]**, **ANGLE1[15:0]**, **ANGLE2[15:0]**, **COMPMODE[15:0]**, **CHECKSUM[31:0]**, **PEAKCYC[7:0]**, and **ISUMLVL[23:0]**) are read, and the registers that belong to the active panel are displayed. Based on the **APERIOD[15:0]**, **BPERIOD[15:0]**, and **CPERIOD[15:0]** registers, the line frequencies on every phase are computed and displayed in the lower part of the panel (**Zero Crossing Measurements**). Based on the **ANGLEx[15:0]** registers, **cos(ANGLEX)** is computed and displayed in the **Time Intervals Between Phases** panel that is accessible from the **Active Measurement Zero Crossing** menu box (see Figure 25).

When the **WRITE CONFIGURATION** button is clicked, **ZXTOUT[15:0]**, **MMODE[7:0]**, **OVLVL[23:0]**, **OILVL[23:0]**, **SAGLVL[23:0]**, **SAGCYC[7:0]**, **COMPMODE[15:0]**, **PEAKCYC[7:0]**, and **ISUMLVL[23:0]** are written into the **ADE7880**, and **CHECKSUM[31:0]** is read back and displayed in the **CHECKSUM[31:0]** box at the top of the upper part of the panel.






Figure 25. Power Quality Zero-Crossing Measurements Panel

10385-025




Figure 26. Neutral Current Mismatch Panel

10385-026

When the **WAIT FOR INTERRUPTS** button is clicked, the interrupts that you enabled in the MASK1[31:0] register are monitored. When the IRQ1 pin goes low, the STATUS1[31:0] register is read and its bits are displayed. The ISUM[27:0], PHSTATUS[15:0], IPEAK[31:0], VPEAK[31:0], ANGLE0[15:0], ANGLE1[15:0], and ANGLE2[15:0] registers are also read and displayed. A timeout should be introduced in 3 sec increments to ensure that the program does not wait indefinitely for interrupts. A timer (in 10 ms increments) is provided to allow reading of the registers with a delay from the moment that the interrupt is triggered.

The **Active Measurement Zero Crossing** button provides access to the **Zero Crossing**, **Neutral Current Mismatch**, **Overvoltage and Overcurrent Measurements**, **Peak Detection**, **Sag Detection Panel**, and **Time Intervals Between Phases** panels (see Figure 25 through Figure 30).

The line frequency is computed using the xPERIOD[15:0] register, based on the following formula:

$$f = \frac{256,000}{Period} [Hz]$$

The cosine of the ANGLE0[15:0], ANGLE1[15:0], and ANGLE2[15:0] measurements is computed using the following formula:

$$\cos(ANGLEx) = \cos\left(\frac{ANGLEx \times 360 \times f}{256,000}\right)$$




Figure 27. Overvoltage and Overcurrent Measurements Panel

10385-027



Figure 28. Peak Detection Panel

10385-028




Figure 29. Sag Detection Panel

10385-029




Figure 30. Time Intervals Between Phases Panel

10385-030

**Waveform Sampling**

The **Waveform Sampling** panel (see Figure 31) is accessible from the **Front Panel** and uses the HSDC port to acquire data from the **ADE7880** and display it. It can be accessed only if the communication between the ADE7880 and the NXP LPC2368 is through the I<sup>2</sup>C interface. See the **Activating Serial Communication Between the ADE7880 and the NXP LPC2368** section for details on how to set I<sup>2</sup>C communication on the **ADE7880** evaluation board.




Figure 31. Waveform Sampling Panel

10385-031

The HSDC transmits data to the NXP LPC2368 at 4 MHz because this is the maximum speed at which the slave SPI of the NXP LPC2368 can receive data. The panel contains some switches that must be set before acquiring data.

- One switch chooses the quantities that are displayed: phase currents and voltages or phase powers. For every set of quantities, only one can be acquired at a time. This choice is made using the **Select Waveform** button.
- A second switch allows acquired data to be stored in files for further use. This switch is set with the **Write waveforms to file?/No writing to files** button.
- The acquisition time should also be set before an acquisition is initiated. By default, this time is 150 ms, but any value in milliseconds can be introduced. The NXP LPC2368 executes three tasks in real time using the ping pong buffer method: continuously receiving data from HSDC, storing the data into its USB memory, and sending the data to the PC. Transmitting seven phase currents and voltages at 4 MHz takes 103.25 μs (which is less than 125 μs); therefore, the HSDC update rate is 8 kHz (HSDC\_CFG = 0x0F). Transmitting nine phase powers takes 72 μs (again, less than 125 μs); therefore, the HSDC update rate is also 8 kHz (HSDC\_CFG = 0x11).

To start the acquisition, click the **ACQUIRE DATA** button. The data is displayed on one plot. If you click the **Write waveforms to file?/No writing to files** switch to enable the writing of waveforms to a file, the program asks for the name and location of the files before storing the waveform.

### Checksum Register

The **Checksum Register** panel is accessible from the **Front Panel** and provides access to all **ADE7880** registers that are used to compute the CHECKSUM[31:0] register (see Figure 32). You can read/write the values of these registers by clicking the **Read** and **Write** buttons. The LabVIEW program calculates the value of the CHECKSUM[31:0] register and displays it whenever one of the registers is changed. When the **Read** button is clicked, the registers are read, and the CHECKSUM[31:0] register is read and its values displayed. This allows you to compare the value of the CHECKSUM[31:0] register calculated by LabVIEW with the value read from the **ADE7880**. The values should always be identical.




Figure 32. Checksum Register Panel

### All Registers Access

The **All Registers Access** panel is accessible from the **Front Panel** and provides read/write access to all **ADE7880** registers. Because there are many registers, the panel scrolls up and down and has multiple read, write, and exit buttons (see Figure 33 and Figure 34). The registers are listed in columns in alphabetical order, starting at the upper left. The panel also allows you to save all control registers into a data file by clicking the **Save All Regs into a file** button. By clicking the **Load All Regs from a file** button, you can load all control registers from a data file. Then, by clicking the **Write All Regs** button, you can load these values into the **ADE7880**. Registers STATUS0 and STATUS1 are also written, so interrupt status flags can be cleared and IRQ0 and IRQ1 lines brought high. The order in which the registers are stored in a file is shown in the Control Registers Data File section.




Figure 33. Panel Giving Access to All ADE7880 Registers (1)




Figure 34. Panel Giving Access to All ADE7880 Registers (2)

### Quick Startup

The **Quick Startup** panel is accessible from the **Front Panel** and can be used to rapidly initialize a 3-phase meter (see Figure 35).






Figure 35. Panel Used to Quickly Set Up the 3-Phase Meter

The meter constant (MC, in impulses/kWh), the nominal voltage (VN, in V rms units), the nominal current (IN, in A rms units), and the nominal line frequency (fn, either 50 Hz or 60 Hz) must be set using the panel controls. Phase current, phase voltage, and neutral current PGA settings must also be provided. If Rogowski coils are used to sense the phase and neutral currents, integrators in the corresponding data paths must be enabled. Then phase voltages and phase currents must be provided through the relative sensors.

Clicking the **Begin Computations** button starts the program that reads rms voltages and currents and calculates the full-scale voltage and currents used to further initialize the meter. This process takes 7 sec as the program reads the rms voltages 100 times and the rms currents 100 times and then averages them (this is because the PC reads the rms values directly and cannot synchronize the readings with the zero crossings).

The program then computes the full-scale voltages and currents and the constants that are important for setting up the **ADE7880**: the constant n, CFDEN, WTHR, VARTHR, VATHR, VLEVEL, and VNOM.

After these values are calculated, you can overwrite these values. You can also click the **Update Registers** button to cause the program to do the following:

- Initialize the gain, CF1DEN, CF2DEN, CF3DEN, WTHR, VARTHR, VATHR, VLEVEL, and VNOM registers
- Enable the CF1 pin to provide a signal proportional to the total active power, the CF2 pin to provide a signal proportional to the fundamental reactive power, and the CF3 pin to provide a signal proportional to the apparent power.

- Select the state of Bit 14 (SELFRQ) in the COMPMODE register based on the nominal line frequency, fn.
- Enable/disable the digital integrators in the phase and neutral current data paths by setting the Bit 0 (INTEN) of the CONFIG register and Bit 3 (ININTEN) of the CONFIG3 register, accordingly.

At this point, the evaluation board is set up as a 3-phase meter, and calibration can be executed. To store the register initializations, click the **Save All Regs into a file** button in the **All Registers Access** panel (see Figure 33). After the board is powered down and then powered up again, the registers can be loaded into the **ADE7880** by loading the contents of the data file. To do this, click the **Load All Regs from a file** button in the **All Registers Access** panel.

**PSM2 Settings**

The **PSM2 Settings** panel, which is accessible from the **Front Panel**, provides access to the LPOILVL[7:0] register that is used to access PSM2 low power mode (see Figure 36). You can edit the LPOIL[2:0] and LPLINE[4:0] bits. The value shown in the LPOILVL[7:0] register is composed from these bits and then displayed. Note that you cannot write a value into the register by writing a value in the LPOILVL[7:0] register box.




Figure 36. PSM2 Settings Panel

**PSM1 MODE**

**Enter PSM1 Mode**

When **Enter PSM1 mode** is selected on the **Front Panel**, the microcontroller manipulates the PM0 and PM1 pins of the **ADE7880** to switch the **ADE7880** into PSM1 reduced power mode. The submenu then allows access only to the **Mean Absolute Value Current** function because this is the only **ADE7880** functionality available in this reduced power mode (see Figure 37).






Figure 37. Front Panel After the ADE7880 Enters PSM1 Mode

**Mean Absolute Value Current in PSM1 Mode**

The **Mean Absolute Value Current** panel, which is accessible from the **Front Panel** when **Enter PSM1 mode** is selected, is very similar to the panel accessible in PSM0 mode (see the Mean Absolute Value Current section for details). The only difference is that **ADE7880 status** does not show the **CHECKSUM[31:0]** register because it is not available in PSM1 mode (see Figure 38).




Figure 38. Mean Absolute Value Current Panel in PSM1 Mode

**PSM2 MODE**

**Enter PSM2 Mode**

When **Enter PSM2 mode** is selected on the **Front Panel**, the microcontroller manipulates the PM0 and PM1 pins of the **ADE7880** to switch the **ADE7880** into PSM2 low power mode. The submenu the allows access only to the **Phase Current Monitoring** function because this is the only **ADE7880** functionality available in this low power mode.




Figure 39. Front Panel After the ADE7880 Enters PSM2 Mode

**Phase Current Monitoring**

The **Phase Current Monitoring** panel is accessible from the **Front Panel** when **Enter PSM2 mode** is selected; it allows you to display the state of the **IRQ0** and **IRQ1** pins because, in PSM2 low power mode, the **ADE7880** compares the phase currents against a threshold determined by the **LPOILVL[7:0]** register (see Figure 40). Clicking the **READ STATUS OF IRQ0 AND IRQ1 PINS** button reads the status of these pins and displays and interprets the status.

This operation is managed by the **LPOILVL[7:0]** register and can be modified only in PSM0 mode. The panel offers this option by switching the **ADE7880** into PSM0 mode and then back to PSM2 mode when the **READ LPOILVL/WRITE LPOILVL** button is clicked. To avoid toggling both the PM0 and PM1 pins at the same time during this switch, the **ADE7880** is set to PSM3 mode when changing modes.




Figure 40. Panel Managing Current Monitoring in PSM2 Mode

**PSM3 MODE*****Enter PSM3 Mode***

In PSM3 sleep mode, most of the internal circuits of the [ADE7880](#) are turned off. Therefore, no submenu is activated in

this mode. You can click the **Enter PSM0 mode**, **Enter PSM1 mode**, or **Enter PSM2 mode** button to set the [ADE7880](#) to one of these power modes.

## MANAGING THE COMMUNICATION PROTOCOL BETWEEN THE MICROCONTROLLER AND THE ADE7880

This section lists the protocol commands that have been implemented to manage the [ADE7880](#) from the PC using the microcontroller.

The microcontroller is a pure slave during the communication process. It receives a command from the PC, executes the

command, and sends an answer to the PC. The PC should wait for the answer before sending a new command to the microcontroller.

**Table 3. Echo Command—Message from the PC to the Microcontroller**

| Byte  | Description                                     |
|-------|---|
| 0     | A = 0x41  |
| 1     | N = number of bytes transmitted after this byte |
| 2     | Data Byte N – 1 (MSB)                           |
| 3     | Data Byte N – 2                                 |
| 4     | Data Byte N – 3                                 |
| ...   | ...   |
| N     | Data Byte 1                                     |
| N + 1 | Data Byte 0 (LSB)                               |

**Table 4. Echo Command—Answer from the Microcontroller to the PC**

| Byte  | Description                                     |
|-------|---|
| 0     | R = 0x52  |
| 1     | A = 0x41  |
| 2     | N = number of bytes transmitted after this byte |
| 3     | Data Byte N – 1 (MSB)                           |
| 4     | Data Byte N – 2                                 |
| ...   | ...   |
| N + 1 | Data Byte 1                                     |
| N + 2 | Data Byte 0 (LSB)                               |

**Table 5. Power Mode Select—Message from the PC to the Microcontroller**

| Byte | Description  |
|------|--|
| 0    | B = 0x42, change PSM mode  |
| 1    | N = 1  |
| 2    | Data Byte 0:<br>0x00 = PSM0<br>0x01 = PSM1<br>0x02 = PSM2<br>0x03 = PSM3 |

**Table 6. Power Mode Select—Answer from the Microcontroller to the PC**

| Byte | Description  |
|------|--|
| 0    | R = 0x52   |
| 1    | ~ = 0x7E, to acknowledge that the operation was successful |

**Table 7. Reset—Message from the PC to the Microcontroller**

| Byte | Description   |
|------|---|
| 0    | C = 0x43, toggle the RESET pin and keep it low for at least 10 ms |
| 1    | N = 1   |
| 2    | Data Byte 0: this byte can have any value                         |

Table 8. Reset—Answer from the Microcontroller to the PC

| Byte | Description  |
|------|--|
| 0    | R = 0x52   |
| 1    | ~ = 0x7E, to acknowledge that the operation was successful |

Table 9. I<sup>2</sup>C/SPI Select (Configure Communication)—Message from the PC to the Microcontroller

| Byte | Description  |
|------|--|
| 0    | D = 0x44, select I <sup>2</sup> C and SPI and initialize them; then set CONFIG2[7:0] = 0x2 to lock in the port choice. When I <sup>2</sup> C is selected, also enable SSP0 of the LPC2368 (used for HSDC). |
| 1    | N = 1.   |
| 2    | Data Byte 0: 0x00 = I <sup>2</sup> C, 0x01 = SPI.  |

Table 10. I<sup>2</sup>C/SPI Select (Configure Communication)—Answer from the Microcontroller to the PC

| Byte | Description  |
|------|--|
| 0    | R = 0x52   |
| 1    | ~ = 0x7E, to acknowledge that the operation was successful |

Table 11. Data Write—Message from the PC to the Microcontroller

| Byte  | Description  |
|-------|--|
| 0     | E = 0x45.  |
| 1     | N = number of bytes transmitted after this byte. N can be 1 + 2, 2 + 2, 4 + 2, or 6 + 2. |
| 2     | MSB of the address.  |
| 3     | LSB of the address.  |
| 4     | Data Byte N – 3 (MSB).   |
| 5     | Data Byte N – 4.   |
| 6     | Data Byte N – 5.   |
| ...   | ...  |
| N + 2 | Data Byte 1.   |
| N + 3 | Data Byte 0 (LSB).   |

Table 12. Data Write—Answer from the Microcontroller to the PC

| Byte | Description  |
|------|--|
| 0    | R = 0x52   |
| 1    | ~ = 0x7E, to acknowledge that the operation was successful |

Table 13. Data Read—Message from the PC to the Microcontroller

| Byte | Description  |
|------|--|
| 0    | F = 0x46.  |
| 1    | N = number of bytes transmitted after this byte; N = 3.                        |
| 2    | MSB of the address.  |
| 3    | LSB of the address.  |
| 4    | M = number of bytes to be read from the address above. M can be 1, 2, 4, or 6. |

Table 14. Data Read—Answer from the Microcontroller to the PC

| Byte | Description   |
|------|---|
| 0    | R = 0x52.   |
| 1    | MSB of the address.   |
| 2    | LSB of the address.   |
| 3    | Byte 5, Byte 3, Byte 1, or Byte 0 (MSB) read at the location indicated by the address. The location may contain 6, 4, 2, or 1 byte. The content is transmitted MSB first. |
| 4    | Byte 4, or Byte 2, or Byte 0.   |
| 5    | Byte 3, or Byte 1.  |
| 6    | Byte 2 or Byte 0.   |
| 7    | Byte 1.   |
| 8    | Byte 0.   |

**Table 15. Interrupt Setup—Message from the PC to the Microcontroller**

| Byte | Description  |
|------|--|
| 0    | J = 0x4A.  |
| 1    | N = 8, number of bytes transmitted after this byte.  |
| 2    | MSB of the MASK1[31:0] or MASK0[31:0] register.  |
| 3    | LSB of the MASK1[31:0] or MASK0[31:0] register.  |
| 4    | Byte 3 of the desired value of the MASK0[31:0] or MASK1[31:0] register.  |
| 5    | Byte 2.  |
| 6    | Byte 1.  |
| 7    | Byte 0.  |
| 8    | Timeout byte: time the MCU must wait for the interrupt to be triggered. It is measured in 3 sec increments. Timeout byte (TOB) = 0 means that timeout is disabled.             |
| 9    | IRQ timer: time the MCU leaves the IRQx pin low before writing back to clear the interrupt flag. It is measured in 10 ms increments. Timer = 0 means that timeout is disabled. |

**Table 16. Interrupt Setup—Message from the Microcontroller to the PC**

| Byte | Description   |
|------|---|
| 0    | R = 0x52.   |
| 1    | Byte 3 of the STATUS0[31:0] or STATUS1[31:0] register.<br>If the program waited for TOB × 3 sec and the interrupt was not triggered, then Byte 3 = Byte 2 = Byte 1 = Byte 0 = 0xFF. |
| 2    | Byte 2 of the STATUS0[31:0] or STATUS1[31:0] register.  |
| 3    | Byte 1 of the STATUS0[31:0] or STATUS1[31:0] register.  |
| 4    | Byte 0 of the STATUS0[31:0] or STATUS1[31:0] register.  |

The microcontroller executes the following operations after the interrupt setup command is received:

1. Reads the STATUS0[31:0] or STATUS1[31:0] register (depending on the address received from the PC) and, if it shows an interrupt already triggered (one of its bits is equal to 1), it erases the interrupt by writing it back.
2. Writes to the MASK0[31:0] or MASK1[31:0] register with the value received from the PC.
3. Waits for the interrupt to be triggered. If the wait is more than the timeout specified in the command, 0xFFFFFFFF is sent back.
4. If the interrupt is triggered, the STATUS0[31:0] or STATUS1[31:0] register is read and then written back to clear it. The value read at this point is the value sent back to the PC so that the user can see the source of the interrupts.
5. Sends back the answer.

**Table 17. Interrupt Pins Status—Message from the PC to the Microcontroller**

| Byte | Description   |
|------|---|
| 0    | H = 0x48.   |
| 1    | N = 1, number of bytes transmitted after this byte.   |
| 2    | Any byte. This value is not used by the program but it is used in the communication because N must not be equal to 0. |

**Table 18. Interrupt Pins Status—Answer from the Microcontroller to the PC**

| Byte | Description   |
|------|---|
| 0    | R = 0x52.   |
| 1    | A number representing the status of the $\overline{\text{IRQ0}}$ and $\overline{\text{IRQ1}}$ pins.<br>0: $\overline{\text{IRQ0}}$ = low, $\overline{\text{IRQ1}}$ = low.<br>1: $\overline{\text{IRQ0}}$ = low, $\overline{\text{IRQ1}}$ = high.<br>2: $\overline{\text{IRQ0}}$ = high, $\overline{\text{IRQ1}}$ = low.<br>3: $\overline{\text{IRQ0}}$ = high, $\overline{\text{IRQ1}}$ = high.<br>The reason for the $\overline{\text{IRQ0}}$ and $\overline{\text{IRQ1}}$ order is that on the microcontroller I/O port, $\overline{\text{IRQ0}}$ = P0.1 and $\overline{\text{IRQ1}}$ = P0.0. |

**ACQUIRING HSDC DATA CONTINUOUSLY**

This function acquires data from the HSDC continuously for a defined time period and for up to two variables. The microcontroller sends data in packages of 4 kB.

Table 19 describes the protocol when two instantaneous phase currents or voltages are acquired.

**Table 19. Acquire HSDC Data Continuously—Message from the PC to the Microcontroller If Phase Currents and Voltages Are Acquired**

| Byte | Description  |
|------|--|
| 0    | G = 0x47.  |
| 1    | N = number of bytes transmitted after this byte. N = 32.   |
| 2    | 0: corresponds to Byte 3 of IA. Because this byte is only a sign extension of Byte 2, it is not sent back by the microcontroller.            |
| 3    | Increment_IA_Byte2. If IA is to be acquired, Byte 3, Byte 4, and Byte 5 are 1. Otherwise, they are 0.  |
| 4    | Increment_IA_Byte1.  |
| 5    | Increment_IA_Byte2.  |
| 6    | 0.   |
| 7    | Increment_VA_Byte2. If VA is to be acquired, Byte 7, Byte 8, and Byte 9 are 1. Otherwise, they are 0.  |
| 8    | Increment_VA_Byte1.  |
| 9    | Increment_VA_Byte0.  |
| 10   | 0.   |
| 11   | Increment_IB_Byte2. If IB is to be acquired, Byte 11, Byte 12, and Byte 13 are 1. Otherwise, they are 0.                                     |
| 12   | Increment_IB_Byte1.  |
| 13   | Increment_IB_Byte0.  |
| 14   | 0.   |
| 15   | Increment_VB_Byte2. If VB is to be acquired, Byte 15, Byte 16, and Byte 17 are 1. Otherwise, they are 0.                                     |
| 16   | Increment_VB_Byte1.  |
| 17   | Increment_VB_Byte0.  |
| 18   | 0.   |
| 19   | Increment_IC_Byte2. If IC is to be acquired, Byte 19, Byte 20, and Byte 21 are 1. Otherwise, they are 0.                                     |
| 20   | Increment_IC_Byte1.  |
| 21   | Increment_IC_Byte0.  |
| 22   | 0.   |
| 23   | Increment_VC_Byte2. If VC is to be acquired, Byte 23, Byte 24, and Byte 25 are 1. Otherwise, they are 0.                                     |
| 24   | Increment_VC_Byte1.  |
| 25   | Increment_VC_Byte0.  |
| 26   | 0.   |
| 27   | Increment_IN_Byte2. If IN is to be acquired, Byte 27, Byte 28, and Byte 29 are 1. Otherwise, they are 0.                                     |
| 28   | Increment_IN_Byte1.  |
| 29   | Increment_IN_Byte0.  |
| 30   | Byte 1 of M. M is a 16-bit number. The number of 32-bit samples acquired by the microcontroller is $(2 \times M + 1) \times 67$ per channel. |
| 31   | Byte 0 of M.   |

If two of the phase powers are to be acquired, the protocol changes (see Table 20).

**Table 20. Acquire HSDC Data Continuously—Message from the PC to the Microcontroller If Phase Powers Are Acquired**

| Byte | Description  |
|------|--|
| 0    | G = 0x47.  |
| 1    | N = number of bytes transmitted after this byte. N = 38.   |
| 2    | 0: corresponds to Byte 3 of AVA. Because this byte is only a sign extension of Byte 2, it is not sent back by the microcontroller.           |
| 3    | Increment_AVA_Byte2. If AVA is to be acquired, Byte 3, Byte 4, and Byte 5 are 1. Otherwise, they are 0.                                      |
| 4    | Increment_AVA_Byte1.   |
| 5    | Increment_AVA_Byte2.   |
| 6    | 0.   |
| 7    | Increment_BVA_Byte2. If BVA is to be acquired, Byte 7, Byte 8, and Byte 9 are 1. Otherwise, they are 0.                                      |
| 8    | Increment_BVA_Byte1.   |
| 9    | Increment_BVA_Byte0.   |
| 10   | 0.   |
| 11   | Increment_CVA_Byte2. If CVA is to be acquired, Byte 11, Byte 12, and Byte 13 are 1. Otherwise, they are 0.                                   |
| 12   | Increment_CVA_Byte1.   |
| 13   | Increment_CVA_Byte0.   |
| 14   | 0.   |
| 15   | Increment_AWATT_Byte2. If AWATT is to be acquired, Byte 15, Byte 16, and Byte 17 are 1. Otherwise, they are 0.                               |
| 16   | Increment_AWATT_Byte1.   |
| 17   | Increment_AWATT_Byte0.   |
| 18   | 0.   |
| 19   | Increment_BWATT_Byte2. If BWATT is to be acquired, Byte 19, Byte 20, and Byte 21 are 1. Otherwise, they are 0.                               |
| 20   | Increment_BWATT_Byte1.   |
| 21   | Increment_BWATT_Byte0.   |
| 22   | 0.   |
| 23   | Increment_CWATT_Byte2. If CWATT is to be acquired, Byte 23, Byte 24, and Byte 25 are 1. Otherwise, they are 0.                               |
| 24   | Increment_CWATT_Byte1.   |
| 25   | Increment_CWATT_Byte0.   |
| 26   | 0.   |
| 27   | Increment_AVAR_Byte2. If AVAR is to be acquired, Byte 27, Byte 28, and Byte 29 are 1. Otherwise, they are 0.                                 |
| 28   | Increment_AVAR_Byte1.  |
| 29   | Increment_AVAR_Byte0.  |
| 30   | 0.   |
| 31   | Increment_BVAR_Byte2. If BVAR is to be acquired, Byte 31, Byte 32, and Byte 33 are 1. Otherwise, they are 0.                                 |
| 32   | Increment_BVAR_Byte1.  |
| 33   | Increment_BVAR_Byte0.  |
| 34   | 0.   |
| 35   | Increment_CVAR_Byte2. If CVAR is to be acquired, Byte 35, Byte 36, and Byte 37 are 1. Otherwise, they are 0.                                 |
| 36   | Increment_CVAR_Byte1.  |
| 37   | Increment_CVAR_Byte0.  |
| 38   | Byte 1 of M. M is a 16-bit number. The number of 32-bit samples acquired by the microcontroller is $(2 \times M + 1) \times 67$ per channel. |
| 39   | Byte 0 of M.   |



After receiving the command, the microcontroller enables the HSDC port and acquires  $67 \times 7 \times 4 = 1876$  bytes into BUFFER0. As soon as BUFFER0 is filled, data is acquired in BUFFER1 (equal in size to BUFFER0), while  $2 \times 3 \times 67 = 402$  bytes (134 24-bit words) from BUFFER0 are transmitted to the PC. As soon as BUFFER1 is filled, data is acquired into BUFFER0 while 402 bytes from BUFFER1 are transmitted to the PC. Only the least significant 24 bits of every 32-bit instantaneous value are sent to the PC to decrease the size of the buffer sent to the PC. The most significant eight bits are only an extension of a 24-bit signed word; therefore, no information is lost. The protocol used by the microcontroller to send data to the PC is shown in Table 21.

**Table 21. Acquire HSDC Data Continuously—Answer from the Microcontroller to the PC**

| Byte | Description              |
|------|--------------------------|
| 0    | R = 0x52                 |
| 1    | Byte 2 (MSB) of Word 1   |
| 2    | Byte 1 of Word 1         |
| 3    | Byte 0 (LSB) of Word 1   |
| 4    | Byte 2 (MSB) of Word 2   |
| 5    | Byte 1 (MSB) of Word 2   |
| ...  | ...                      |
| 402  | Byte 0 (LSB) of Word 134 |

### STARTING THE ADE7880 DSP

This function orders the microcontroller to start the DSP. The microcontroller writes to the run register with 0x1.

**Table 22. Start ADE7880 DSP—Message from the PC to the Microcontroller**

| Byte | Description  |
|------|--|
| 0    | N = 0x4E   |
| 1    | N = number of bytes transmitted after this byte; N = 1 |
| 2    | Any byte   |

**Table 23. Start ADE7880 DSP—Answer from the Microcontroller to the PC**

| Byte | Description  |
|------|--|
| 0    | R = 0x52   |
| 1    | ~ = 0x7E, to acknowledge that the operation was successful |

### STOPPING THE ADE7880 DSP

This function orders the microcontroller to stop the DSP. The microcontroller writes to the run register with 0x0.

**Table 24. Stop ADE7880 DSP—Message from the PC to the Microcontroller**

| Byte | Description  |
|------|--|
| 0    | O = 0x4F   |
| 1    | N = number of bytes transmitted after this byte; N = 1 |
| 2    | Any byte   |

**Table 25. Stop ADE7880 DSP—Answer from the Microcontroller to the PC**

| Byte | Description   |
|------|---|
| 0    | R = 0x52  |
| 1    | ~ = 0x7E to acknowledge that the operation was successful |

**Table 26. Harmonic Calculations Management—Message from the PC to the Microcontroller**

| Byte | Description  |
|------|--|
| 0    | S = 0x53   |
| 1    | N = number of bytes transmitted after this byte; N = 7 |
| 2    | MS Byte 3 of the number of samples N_samples           |
| 3    | Byte 2 of the number of samples N_samples              |
| 4    | Byte 1 of the number of samples N_samples              |
| 5    | LS Byte 0 of the number of samples N_samples           |

| Byte | Description   |
|------|---|
| 6    | Phase A, Phase B, or Phase C variables under analysis:<br>0 = VRMS and IRMS<br>1 = WATT and VAR<br>2 = VA and PF<br>3 = VHD and IHD<br>Neutral current and ISUM variables under analysis:<br>0 = ISUMRMS and NIRMS<br>3 = ISUMHD and NIHD |
| 7    | MS byte of HCONFIG  |
| 8    | LS byte of HCONFIG  |

**Table 27. Harmonic Calculations Management—Answer from the Microcontroller to the PC**

| Byte               | Description  |
|--------------------|--|
| 0                  | LS Byte 0 of 64-bit fundamental of the first quantity (Q1) to monitor: VRMS or WATT or VA or VHD |
| 1                  | Byte 1 of 64-bit fundamental Q1  |
| 2                  | Byte 2 of 64-bit fundamental Q1  |
| 3                  | Byte 3 of 64-bit fundamental Q1  |
| 4                  | Byte 4 of 64-bit fundamental Q1  |
| 5                  | Byte 5 of 64-bit fundamental Q1  |
| 6                  | Byte 6 of 64-bit fundamental Q1  |
| 7                  | MS Byte 7 of 64-bit fundamental Q1   |
| 8                  | LS Byte 0 of 64-bit fundamental of the second quantity (Q2) to monitor: IRMS or VAR or PF or IHD |
| 9                  | Byte 1 of 64-bit fundamental Q2  |
| 10                 | Byte 2 of 64-bit fundamental Q2  |
| 11                 | Byte 3 of 64-bit fundamental Q2  |
| 12                 | Byte 4 of 64-bit fundamental Q2  |
| 13                 | Byte 5 of 64-bit fundamental Q2  |
| 14                 | Byte 6 of 64-bit fundamental Q2  |
| 15                 | Byte 7 of 64-bit fundamental Q2  |
| 16                 | LS Byte 0 of 64-bit Harmonic 2 Q1  |
| ...                |  |
| 24                 | LS Byte 0 of 64-bit Harmonic 2 Q2  |
| ....               |  |
| 32                 | LS Byte 0 of 64-bit Harmonic 3 Q1  |
| ...                |  |
| 40                 | LS Byte 0 of 64-bit Harmonic 3 Q2  |
| ...                |  |
| 62 × 16 = 992      | LS Byte 0 of 64-bit Harmonic 63 Q1   |
| ....               |  |
| 8 + 62 × 16 = 1000 | LS Byte 0 of 64-bit Harmonic 63 Q2   |
| ...                |  |
| 1007               | MS Byte 7 of 64-bit Harmonic 63 Q2   |

Table 28. Real-Time Monitoring of Harmonics—Message from the PC to the Microcontroller

| Byte | Description   |
|------|---|
| 0    | T = 0x54.   |
| 1    | N = number of bytes transmitted after this byte; N = 9.   |
| 2    | Byte identifying the fundamental and HX components to monitor. If neutral current is monitored, the F components are set to 0.<br>Bits[3:0] identify the fundamental component to monitor:<br>0 = no fundamental component to monitor.<br>1 = FVRMS.<br>2 = FIRMS.<br>3 = FWATT.<br>4 = FVAR.<br>5 = FVA.<br>6 = FPF.<br>7 = VTHDN.<br>8 = ITHDN.<br>Bits[7:4] identify the HX component to monitor.<br>0 = no HX component to monitor.<br>1 = HXVRMS.<br>2 = HXIRMS.<br>3 = HXWATT. In neutral current case, this option is reserved.<br>4 = HXVAR. In neutral current case, this option is reserved.<br>5 = HXVA. In neutral current case, this option is reserved.<br>6 = HXPF. In neutral current case, this option is reserved.<br>7 = HXVHD.<br>8 = HXIHD.  |
| 3    | Byte identifying the HY and HZ components to monitor.<br>Bits[3:0] identify the HY component to monitor:<br>0 = no HY component to monitor.<br>1 = HYVRMS.<br>2 = HYIRMS.<br>3 = HYWATT. In neutral current case, this option is reserved.<br>4 = HYVAR. In neutral current case, this option is reserved.<br>5 = HYVA. In neutral current case, this option is reserved.<br>6 = HYPF. In neutral current case, this option is reserved.<br>7 = HYVHD.<br>8 = HYIHD.<br>Bits[7:4] identify the HZ component to monitor.<br>0 = no HZ component to monitor.<br>1 = HZVRMS.<br>2 = HZIRMS.<br>3 = HZWATT. In neutral current case, this option is reserved.<br>4 = HZVAR. In neutral current case, this option is reserved.<br>5 = HZVA. In neutral current case, this option is reserved.<br>6 = HZPF. In neutral current case, this option is reserved.<br>7 = HZVHD.<br>8 = HZIHD. |
| 4    | Byte equal to the LS byte (Byte 0) of HX register.  |
| 5    | Byte equal to the LS byte (Byte 0) of HY register.  |
| 6    | Byte equal to the LS byte (Byte 0) of HZ register.  |
| 7    | MS byte of the number of samples N_samples.   |
| 8    | LS byte of the number of samples N_samples.   |
| 9    | MS byte of HCONFIG.   |
| 10   | LS byte of HCONFIG.   |

**Table 29. Real-Time Monitoring of Harmonics<sup>1</sup>**

| Byte                   | Description                    |
|------------------------|--------------------------------|
| 0                      | Byte 2 of Sample 0             |
| 1                      | Byte 1 of Sample 0             |
| 2                      | Byte 0 of Sample 0             |
| 3                      | Byte 2 of Sample 1             |
| 4                      | Byte 1 of Sample 1             |
| 5                      | Byte 0 of Sample 1             |
| ...                    |                                |
| $3 \times N\_sample-3$ | Byte 2 of Sample $N\_sample-1$ |
| $3 \times N\_sample-2$ | Byte 1 of Sample $N\_sample-1$ |
| $3 \times N\_sample-1$ | Byte 0 of Sample $N\_sample-1$ |

<sup>1</sup> Answer from the microcontroller to the PC if one quantity is monitored.

**Table 30. Real-Time Monitoring of Harmonics<sup>1</sup>**

| Byte                            | Description                          |
|---------------------------------|--------------------------------------|
| 0                               | Byte 2 of Sample 0 of Q1             |
| 1                               | Byte 1 of Sample 0 of Q1             |
| 2                               | Byte 0 of Sample 0 of Q1             |
| 3                               | Byte 2 of Sample 0 of Q2             |
| 4                               | Byte 1 of Sample 0 of Q2             |
| 5                               | Byte 0 of Sample 0 of Q2             |
| 6                               | Byte 2 of Sample 1 of Q1             |
| 7                               | Byte 1 of Sample 1 of Q1             |
| 8                               | Byte 0 of Sample 1 of Q1             |
| 9                               | Byte 2 of Sample 1 of Q2             |
| 10                              | Byte 1 of Sample 1 of Q2             |
| 11                              | Byte 0 of Sample 1 of Q2             |
| ...                             |                                      |
| $3 \times 2 \times N\_sample-3$ | Byte 2 of Sample $N\_sample-1$ of Q2 |
| $3 \times 2 \times N\_sample-2$ | Byte 1 of Sample $N\_sample-1$ of Q2 |
| $3 \times 2 \times N\_sample-1$ | Byte 0 of Sample $N\_sample-1$ of Q2 |

<sup>1</sup> Answer from the microcontroller to the PC if two quantities, Q1 and Q2, are monitored.

**Table 31. Real-Time Monitoring of Harmonics<sup>1</sup>**

| Byte | Description              |
|------|--------------------------|
| 0    | Byte 2 of Sample 0 of Q1 |
| 1    | Byte 1 of Sample 0 of Q1 |
| 2    | Byte 0 of Sample 0 of Q1 |
| 3    | Byte 2 of Sample 0 of Q2 |
| 4    | Byte 1 of Sample 0 of Q2 |
| 5    | Byte 0 of Sample 0 of Q2 |
| 6    | Byte 2 of Sample 0 of Q3 |
| 7    | Byte 1 of Sample 0 of Q3 |
| 8    | Byte 0 of Sample 0 of Q3 |
| 9    | Byte 2 of Sample 1 of Q1 |
| 10   | Byte 1 of Sample 1 of Q1 |
| 11   | Byte 0 of Sample 1 of Q1 |
| 12   | Byte 2 of Sample 1 of Q2 |
| 13   | Byte 1 of Sample 1 of Q2 |
| 14   | Byte 0 of Sample 1 of Q2 |
| 15   | Byte 2 of Sample 1 of Q3 |
| 16   | Byte 1 of Sample 1 of Q3 |
| 17   | Byte 0 of Sample 1 of Q3 |
| ...  |                          |

| Byte                            | Description                          |
|---------------------------------|--------------------------------------|
| $3 \times 3 \times N\_sample-3$ | Byte 2 of Sample $N\_sample-1$ of Q3 |
| $3 \times 3 \times N\_sample-2$ | Byte 1 of Sample $N\_sample-1$ of Q3 |
| $3 \times 3 \times N\_sample-1$ | Byte 0 of Sample $N\_sample-1$ of Q3 |

<sup>1</sup> Answer from the microcontroller to the PC if three quantities, Q1, Q2, and Q3, are monitored

**Table 32. Real-Time Monitoring of Harmonics<sup>1</sup>**

| Byte                            | Description                          |
|---------------------------------|--------------------------------------|
| 0                               | Byte 2 of Sample 0 of Q1             |
| 1                               | Byte 1 of Sample 0 of Q1             |
| 2                               | Byte 0 of Sample 0 of Q1             |
| 3                               | Byte 2 of Sample 0 of Q2             |
| 4                               | Byte 1 of Sample 0 of Q2             |
| 5                               | Byte 0 of Sample 0 of Q2             |
| 6                               | Byte 2 of Sample 0 of Q3             |
| 7                               | Byte 1 of Sample 0 of Q3             |
| 8                               | Byte 0 of Sample 0 of Q3             |
| 9                               | Byte 2 of Sample 0 of Q4             |
| 10                              | Byte 1 of Sample 0 of Q4             |
| 11                              | Byte 0 of Sample 0 of Q4             |
| 12                              | Byte 2 of Sample 1 of Q1             |
| 13                              | Byte 1 of Sample 1 of Q1             |
| 14                              | Byte 0 of Sample 1 of Q1             |
| 15                              | Byte 2 of Sample 1 of Q2             |
| 16                              | Byte 1 of Sample 1 of Q2             |
| 17                              | Byte 0 of Sample 1 of Q2             |
| 18                              | Byte 2 of Sample 1 of Q3             |
| 19                              | Byte 1 of Sample 1 of Q3             |
| 20                              | Byte 0 of Sample 1 of Q3             |
| 21                              | Byte 2 of Sample 1 of Q4             |
| 22                              | Byte 1 of Sample 1 of Q4             |
| 23                              | Byte 0 of Sample 1 of Q4             |
| ...                             |                                      |
| $3 \times 4 \times N\_sample-3$ | Byte 2 of Sample $N\_sample-1$ of Q4 |
| $3 \times 4 \times N\_sample-2$ | Byte 1 of Sample $N\_sample-1$ of Q4 |
| $3 \times 4 \times N\_sample-1$ | Byte 0 of Sample $N\_sample-1$ of Q4 |

<sup>1</sup> Answer from the microcontroller to the PC if four quantities, Q1, Q2, Q3, and Q4, are monitored.



## UPGRADING MICROCONTROLLER FIRMWARE

Although the evaluation board is supplied with the microcontroller firmware already installed, the [ADE7880](#) evaluation software CD provides the NXP LPC2368 microcontroller project developed under the IAR embedded workbench environment for ARM. Users in possession of this tool can modify the project at will and can download it using an IAR J-link debugger. As an alternative, the executable can be downloaded using a program called Flash Magic, available on the evaluation software CD or at the Flash Magic website.

Flash Magic uses the PC COM port to download the microcontroller firmware. The procedure for using Flash Magic is as follows:

1. Plug a serial cable into connector P15 of the [ADE7880](#) evaluation board and into a PC COM port. As an alternative, use the ADE8052Z-DWDL1 ADE downloader from Analog Devices, Inc., together with a USB cable.
2. Launch the **Device Manager** under Windows XP by writing `devmgmt.msc` into the **Start/Run** box. This helps to identify which COM port is used by the serial cable.
3. Plug the USB2UART board into the P15 connector of the [ADE7880](#) evaluation board with the VDD pin of the USB2UART aligned at Pin 1 of P15.
4. Supply the microcontroller side of the board by connecting a USB cable between a PC and the P1 connector of the board.
5. Press the S3 button. The P2.10/EINT0 pin of the microcontroller is now connected to ground.
6. While keeping the S3 button pressed, press and release the reset button, S2, on the [ADE7880](#) evaluation board. Then release S3.
7. Launch Flash Magic and do the following:
  - a. Select a COM port (COMx as seen in the **Device Manager**).
  - b. Set the baud rate to 115,200.
  - c. Select the NXP LPC2368 device.
  - d. Set the interface to none (ISP).
  - e. Set the oscillator frequency (MHz) to 12.0.
  - f. Select **Erase all Flash + Code Rd Block**.
  - g. Choose `ADE7880_Eval_Board.hex` from the `\Debug\Exe` project folder.
  - h. Select **Verify after programming**.

The Flash Magic settings are shown in Figure 41.




Figure 41. Flash Magic Settings

8. Click **Start** to begin the download process.
9. After the process finishes, remove the USB cable from the P1 connector and reinsert it. Supply 3.3 V at P9 connector to supply the [ADE7880](#) side of the board. The board is now ready to operate.
10. When the PC recognizes the evaluation board and asks for a driver, select the project `\VirCOM_Driver_XP` folder if Windows XP is the operating system. The `ADE7880_eval_board_vircomport.inf` file is the driver. If the operating system is Windows 7 64-bit, the driver is in the `\VirCOM_Driver_W7_64bit` folder. The `ADE7880_eval_board_vircomport_W7_64bit.inf` file is the driver.

**CONTROL REGISTERS DATA FILE**

Table 33 shows the order in which the control registers of the [ADE7880](#) are stored into a data file when you click the **Save All Regs into a file** button in the **All Registers Access** panel.

**Table 33. Control Register Data File Contents**

| <b>Line Number</b> | <b>Register</b> |
|--------------------|-----------------|
| 1                  | ACCMODE         |
| 2                  | AFIRMSOS        |
| 3                  | AFVAROS         |
| 4                  | AFVRMSOS        |
| 5                  | AFWATTOS        |
| 6                  | AIGAIN          |
| 7                  | AIRMSOS         |
| 8                  | APHCAL          |
| 9                  | APGAIN          |
| 10                 | APNOLOAD        |
| 11                 | AVGAIN          |
| 12                 | AVRMSOS         |
| 13                 | AWATTOS         |
| 14                 | BFIRMSOS        |
| 15                 | BFVAROS         |
| 16                 | BFVRMSOS        |
| 17                 | BFWATTOS        |
| 18                 | BIGAIN          |
| 19                 | BIRMSOS         |
| 20                 | BPHCAL          |
| 21                 | BPGAIN          |
| 22                 | BVGAIN          |
| 23                 | BVRMSOS         |
| 24                 | BWATTOS         |
| 25                 | CF1DEN          |
| 26                 | CF2DEN          |
| 27                 | CF3DEN          |
| 28                 | CFCYC           |
| 29                 | CFIRMSOS        |
| 30                 | CFMODE          |
| 31                 | CFVAROS         |
| 32                 | CFVRMSOS        |
| 33                 | CFWATTOS        |
| 34                 | CIGAIN          |
| 35                 | CIRMSOS         |
| 36                 | COMPMODE        |
| 37                 | CONFIG          |
| 38                 | CONFIG2         |
| 39                 | CONFIG3         |
| 40                 | CPHCAL          |
| 41                 | CPGAIN          |
| 42                 | CVGAIN          |
| 43                 | CVRMSOS         |
| 44                 | CWATTOS         |
| 45                 | DICOEFF         |
| 46                 | GAIN            |
| 47                 | HCONFIG         |
| 48                 | HPGAIN          |
| 49                 | HSDC_CFG        |

| Line Number | Register |
|-------------|----------|
| 50          | HX       |
| 51          | HXIRMSOS |
| 52          | HXVAROS  |
| 53          | HXVRMSOS |
| 54          | HXWATTOS |
| 55          | HY       |
| 56          | HYIRMSOS |
| 57          | HYVAROS  |
| 58          | HYVRMSOS |
| 59          | HYWATTOS |
| 60          | HZ       |
| 61          | HZIRMSOS |
| 62          | HZVAROS  |
| 63          | HZVRMSOS |
| 64          | HZWATTOS |
| 65          | ISUMLVL  |
| 66          | LCYCMODE |
| 67          | LINECYC  |
| 68          | LPOILVL  |
| 69          | MASK0    |
| 70          | MASK1    |
| 71          | MMODE    |
| 72          | NIGAIN   |
| 73          | NIRMSOS  |
| 74          | OILVL    |
| 75          | OVLVL    |
| 76          | PEAKCYC  |
| 77          | RUN      |
| 78          | SAGCYC   |
| 79          | SAGLVL   |
| 80          | VANOLOAD |
| 81          | VARNLOAD |
| 82          | VARTHR   |
| 83          | VATHR    |
| 84          | VLEVEL   |
| 85          | VNOM     |
| 86          | ZXTOUT   |
| 87          | WTHR     |

# EVALUATION BOARD SCHEMATICS AND LAYOUT

## SCHEMATIC

### ADE7880 DUT




Figure 42. ADE7880 Schematic

### ISOLATED CONNECTIONS OF CF PINS




Figure 43. Isolated Connections of CF Pins

DUT COMM. PROTOCOL SELECT




Figure 44. Communication Protocol Selection

EXTRA GROUND TP FOR PROBING




Figure 45. Ground Connections

10385-044

10385-045




Figure 46. Device Interface Header



### XTAL CKT




Figure 47. ADE7880 Clock Circuitry

### EXT. I/O SELECT




Figure 48. I/O Selection




Figure 49. Isolation Circuitry

10055-049




Figure 50. JTAG Interface Port




Figure 51. LPC2368 Schematic

GND TESTPOINTS  
DISTRIBUTE AROUND MCU CIRCUIT




Figure 52. Ground Test Points

MCU OVERRIDE (JP21)





Figure 53. MCU Override

MCU PIN CONNECTIONS



DO NOT INSTALL  
ALIGN PORTS AS DRAWN NEXT TO MCU  
SIDE WITH PINS1 - 25

DO NOT INSTALL  
ALIGN PORTS AS DRAWN NEXT TO MCU  
SIDE WITH PINS26 - 50

DO NOT INSTALL  
ALIGN PORTS AS DRAWN NEXT TO MCU  
SIDE WITH PINS51 - 75

DO NOT INSTALL  
ALIGN PORTS AS DRAWN NEXT TO MCU  
SIDE WITH PINS76 - 100

Figure 54. MCU Pin Connections

LEFT MOST PINS SHOULD BE FURTHEST FROM DUT





Figure 55. Interface Header When MCU is Bypassed


MCU CIRCUIT



PLACE CAPS AS CLOSE TO DESIGNATED PIN AS POSSIBLE

Figure 56. Power Supply Decoupling

MCU POWER SUPPLY SELECT



OPTION A: USB-POWERED  
 OPTION B: EXT. CONN. (P12)

Figure 57. MCU Power Supply Selection

MCU POWER SUPPLY FROM USB

5V --> 3.3V




Figure 58. MCU Power Supply Regulator

10385-058

TOGGLE SWITCHES




Figure 59. MCU Reset and Boot Switches

10385-059

XTAL CIRCUIT




Figure 60. MCU Clock Circuit

10385-060

NEUTRAL CURRENT





Figure 61. Neutral Current Circuit


10385-061



10885-062

Figure 62. VN Circuit

OUTPUT LED CIRCUIT



10885-063

Figure 63. Output LED Circuit






Figure 64. Phase A Current

10385-064




Figure 65. Phase A Voltage

10385-065




Figure 66. Phase B Current

10385-066




Figure 67. Phase B Voltage




Figure 68. Phase C Current




Figure 69. Phase C Voltage

PS CONNECTIONS




Figure 70. Power Supply Connections




Figure 71. Reference Voltage Circuit




Figure 72. ADE7880 Reset Circuit




Figure 73. UART Circuit

USB INTERFACE




Figure 74. USB Interface

LAYOUT




Figure 75. Layer Top Layer




Figure 76. Layer 2

10385-076




Figure 77. Layer 3

10385-077




Figure 78. Bottom Layer

## ORDERING INFORMATION

## BILL OF MATERIALS

Table 34.

| Qty | Designator  | Description  | Manufacturer/Part Number            |
|-----|---|--|-------------------------------------|
| 1   | A1  | IC, 1.2 V ultralow power high PSRR voltage reference | Analog Devices/ADR280ARTZ           |
| 1   | A2  | IC, swappable dual isolator                          | Analog Devices/ADuM1250ARZ          |
| 10  | AGND1 to AGND10   | Connector, PCB, test point, black                    | COMPONENTS_CORPORATION/TP-104-01-00 |
| 30  | VN, CF1, IAN, IAP, IBN, IBP, ICN, ICP, INN, INP, PM0, PM1, REF, VAP, VBP, VCP, AVDD, DVDD, XREF, CLKIN, IRQ0, IRQ1, CLKOUT, RESET, SS/HSA, MISO/HSD, MOSI/SDA, SCLK/SCL, CF3/HSCCLK, CF2/HREADY | Connector, PCB, test point, grey                     | COMPONENTS_CORPORATION/TP-104-01-08 |
| 5   | C1, C8, C61, C62, C64   | Capacitor, monolithic, ceramic, 10 $\mu$ F           | Murata/GRM21BR61C106KE15L           |
| 20  | C9 to C28   | Capacitor, ceramic chip, C0G, 0603, 2.2 nF           | TDK/C1608C0G1H222J                  |
| 27  | C2, C7, C33 to C35, C37, C38, C40 to C46, C48 to C60  | Capacitor, X7R, 0805, 100 nF                         | Murata/GRM21BR71H104KA01L           |
| 4   | C29, C30, C65, C66  | Capacitor, monolithic, ceramic, C0G, 0402, 20 pF     | Murata/GRM1555C1H200JZ01D           |
| 3   | C3, C5, C36   | Capacitor, ceramic, 0805, X5R, 4.7 $\mu$ F           | Taiyo Yuden/EMK212BJ475KG-T         |
| 3   | C32, C67, C68   | Capacitor, ceramic, 1206, X7R, 1 $\mu$ F             | Taiyo Yuden/GMK316B7105KL-T         |
| 2   | C4, C6  | Capacitor, ceramic, X7R, 0.22 $\mu$ F                | Phycomp (Yageo)/2222 780 15654      |
| 1   | C63   | Capacitor, ceramic, X7R, 0.01 $\mu$ F                | AVX/0306ZC103KAT2A                  |
| 3   | CF1_ISO to CF3_ISO  | Connector, PCB coax, vertical, BNC, 50 $\Omega$      | Tyco Electronics/5227699-2          |
| 5   | CR1 to CR5  | Diode, LED, green, SMD                               | Chicago Mini Lamp/CMD28-21VGCTR8T1  |
| 2   | CR6, CR7  | LED, green, surface mount                            | Lumex/SML-LXT0805GW-TR              |
| 1   | D1  | Diode, 6.2 V, Zener, SMA                             | Micro Commercial Co./SMAJ4735A-TP   |
| 12  | E1A to E3A, E1B to E3B, E1C to E3C, E1N to E3N  | Inductor, chip, ferrite bead, 0805, 1500 $\Omega$    | Murata/BLM21BD152SN1D               |
| 1   | EXT_CLKIN   | Connector, PCB coax, SMB, RA                         | Johnson/131-3701-301                |
| 13  | HSA_ISO, SCL_ISO, SDA_ISO, SSB_ISO, MISO_ISO, MOSI_ISO, PM0_CTRL, PM1_CTRL, SCLK_ISO, IRQ0B_ISO, IRQ1B_ISO, RESB_CTRL, HSDATA_ISO   | Connector, PCB, test point, white                    | COMPONENTS_CORPORATION/TP-104-01-09 |
| 10  | JP11, JP24, JP31 to JP34, JP7A, JP7B, JP7C, JP7N  | 3-pin jumper   | N/A/                                |
| 29  | JP12, JP1A to JP6A, JP1B to JP6B, JP1C to JP6C, JP1N to JP6N, JP21, JP9A, JP9B, JP9C  | Connector, PCB Berg jumper, ST, male 2-pin           | BERG/69157-102                      |
| 2   | JP22, JP23  | Resistor jumper, SMD 1206 (short)                    | Panasonic/ERJ-8GEYJ0.0              |
| 2   | JP61, JP62  | Resistor jumper, SMD 0805 (open)                     | Panasonic/ERJ-6GEYJ0.0              |
| 2   | VDD, MCU_VDD  | Connector, PCB, test point, red                      | COMPONENTS_CORPORATION/TP-104-01-02 |
| 3   | MGND1 to MGND3  | Connector, PCB, test point, green                    | COMPONENTS_CORPORATION/TP-104-01-05 |
| 11  | P1 to P10, P12  | Connector, PCB term, black, 2-pin, ST                | Weiland/25.161.0253                 |



| Qty | Designator   | Description   | Manufacturer/Part Number                            |
|-----|--|---|---|
| 2   | P11, P17   | Connector, PCB, header, SHRD, ST, male 32-pin             | Samtec/TSW-1-30-08-G-D                              |
| 1   | P13  | Connector, PCB, header, ST, male 20-pin                   | Samtec/TSW-110-08-G-D                               |
| 1   | P14  | Connector, PCB, USB, Type B, R/A, through hole            | AMP/4-1734376-8                                     |
| 1   | P15  | Connector, PCB, header, ST, male 4-pin                    | Samtec/TSW-104-08-G-5                               |
| 1   | P16  | Connector, PCB, straight header 3-pin                     | Molex/22-03-2031                                    |
| 5   | Q1 to Q5   | Trans digital FET P channel                               | Fairchild/FDV302P                                   |
| 8   | R9 to R16  | Resistor, precision thick film, chip R1206, 100 $\Omega$  | Panasonic/ERJ-8ENF1000V                             |
| 15  | R17 to R25, R29 to R34                                   | Resistor, precision thick film, chip R0805, 1 k $\Omega$  | Panasonic/ERJ-6ENF1001V                             |
| 3   | R26 to R28   | Resistor, precision thick film, chip R0805, 1 M $\Omega$  | Panasonic/ERJ-6ENF1004V                             |
| 37  | R37, R43 to R56, R59 to R65, R67 to R75, R77, R81 to R85 | Resistor, precision thick film, chip R0805, 10 k $\Omega$ | Panasonic/ERJ-6ENF1002V                             |
| 5   | R38 to R42   | Resistor, precision thick film, chip R1206, 499 $\Omega$  | Panasonic/ERJ-8ENF4990V                             |
| 1   | R57  | Resistor, film, SMD 0805, 220 k $\Omega$                  | Multicomp/MC 0.1W 0805 1% 220K                      |
| 1   | R58  | Resistor, film, SMD 0805, 330 k $\Omega$                  | Panasonic/ERJ-6GEYJ334V                             |
| 1   | R66  | Resistor, PREC, thick film chip, R1206, 1.5 k $\Omega$    | Panasonic/ERJ-8ENF1501V                             |
| 2   | R76, R80   | Resistor, film, SMD 0805, 680 $\Omega$                    | Multicomp/MC 0.1W 0805 1% 680R                      |
| 2   | R78, R79   | Resistor, film, SMD 1206, 27 $\Omega$                     | Phycomp (Yageo)/9C12063A27R0FKHFT                   |
| 3   | S1 to S3   | SW SM mechanical key switch                               | Omron/B3S1000                                       |
| 4   | U3, U4, U6, U7   | IC quad channel digital isolator                          | Analog Devices/ADuM3401CRWZ                         |
| 1   | U8   | IC ARM7, MCU, flash, 512K 100 LQFP                        | NXP/LPC2368FBD100                                   |
| 1   | U9   | IC 300mA low dropout CMOS linear regulator                | Analog Devices/ADP1713AUJZ-3.3-R7                   |
| 1   | Y1   | IC crystal, 16.384 MHz                                    | Valpey Fisher Corporation/VM6-1D11C12-TR-16.384 MHz |
| 1   | Y2   | IC crystal quartz, 12.0 MHz                               | ECS/ECS-120-20-4X                                   |

## NOTES

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

**ESD Caution**

**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

**Legal Terms and Conditions**

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.