

SCCS028B - December 1987 - Revised September 2001

16-Bit Buffers/Line Drivers

Features

- Ioff supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16244T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce)
 <1.0V at V_{CC} = 5V, T_A = 25°C

CY74FCT162244T Features:

- Balanced output drivers: 24 mA
- · Reduced system switching noise
- Typical V_{OLP} (ground bounce)
 <0.6V at V_{CC} = 5V, T_A = 25°C

CY74FCT162H244T Features:

- · Bus hold on data inputs
- Eliminates the need for external pull-up or pull-down resistors

Functional Description


These 16-bit buffers/line drivers are designed for use in memory driver, clock driver, or other bus interface applications, where high-speed and low power are required. With flow-through pinout and small shrink packaging board layout is simplified. The three-state controls are designed to allow 4-bit, 8-bit or combined 16-bit operation.

This device is fully specified for partial-power-down applications using $I_{\rm off}$. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16244T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162244T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162244T is ideal for driving transmission lines.

The CY74FCT162H244T is a 24-mA balanced output part that has "bus hold" on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.





Pin Description

Name	Description						
ŌĒ	Three-State Output Enable Inputs (Active LOW)						
А	Data Inputs ^[1]						
Υ	Three-State Outputs						

Function Table^[2]

Inp	Outputs	
OE	Α	Y
L	L	L
L	Н	Н
Н	X	Z

Maximum Ratings [3,4]

(Above which the useful life may be impaired. For uguidelines, not tested.) $$	user
Storage Temperature55°C to +125	5°C
Ambient Temperature with Power Applied–55°C to +125	5°C
DC Input Voltage0.5V to +7.	.0V
DC Output Voltage0.5V to +7.	.0V
DC Output Current (Maximum Sink Current/Pin)60 to +120	mΑ
Power Dissipation	0W
Static Discharge Voltage>200 (per MIL-STD-883, Method 3015))1V

Ordering Range

Range	Ambient Temperature	V _{CC}
Industrial	– 40°C to +85°C	5V ± 10%

Notes:

On CY74FCT162H244T these pins have "bus hold."

H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = High Importance.

Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

Electrical Characteristics Over the Operating Range

Parameter	Description		Test Conditions		Min.	Typ. ^[5]	Max.	Unit
V _{IH}	Input HIGH Voltage				2.0			V
V _{IL}	Input LOW Voltage						0.8	V
V _H	Input Hysteresis ^[6]					100		mV
V _{IK}	Input Clamp Diode Voltage		V _{CC} =Min., I _{II}	_N =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	Standard	V _{CC} =Max., \	√ _I =V _{CC}			±1	μΑ
		Bus Hold					±100	
I _{IL}	Input LOW Current	Standard	V _{CC} =Max., \	/ _I =GND			±1	μΑ
		Bus Hold					±100	μΑ
Іввн	Bus Hold Sustain Current on Bus H	Hold Input ^[7]	V _{CC} =Min.	V _I =2.0V	-50			μΑ
I _{BBL}				V _I =0.8V	+50			
I _{BHHO}	Bus Hold Overdrive Current on Bus Hold Input ^[7]		V _{CC} =Max., \	√ _I =1.5V			TBD	mA
I _{OZH}	High Impedance Output Current (Three-State Output pins)		V _{CC} =Max., \	V _{OUT} =2.7V			±1	μΑ
I _{OZL}	High Impedance Output Current (Three-State Output pins)		V _{CC} =Max., \	V _{OUT} =0.5V			±1	μΑ
Ios	Short Circuit Current ^[8]		V _{CC} =Max., \	V _{OUT} =GND	-80	-140	-200	mA
Io	Output Drive Current ^[8]		V _{CC} =Max., \	√ _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable		V _{CC} =0V, V _{OI}	_{UT} ≤4.5V ^[9]			±1	μΑ



Output Drive Characteristics for CY74FCT16244T

Parameter	Description	Test Conditions	Min. Typ. ^[5]		Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =–3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =–15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} =–32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162244T, CY74FCT162H244T

Parameter	Description	Test Conditions		Typ. ^[5]	Max.	Unit
I _{ODL}	Output LOW Current ^[8]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[8]	V_{CC} =5V, V_{IN} = V_{IH} or V_{IL} , V_{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =–24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Notes:

- Typical values are at V_{CC}=5.0V, T_A = +25°C ambient.
 This parameter is specified but not tested.
 Pins with bus hold are described in Pin Description.
 Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
 Tested at +25°C.



Capacitance $^{[6]}(T_A = +25^{\circ}C, f = 1.0 \text{ MHz})$

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit	
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V, V _{IN} ≤V _{CC} -0.2V	5	500	μΑ
Δl _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.	V _{IN} =3.4V ^[10]	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[11]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=GND	V _{IN} =V _{CC} or V _{IN} =GND	60	100	μΑ/MHz
I _C	Total Power Supply Current ^[12] V _{CC} =Max., f ₁ =10 MHz, 50% Duty Cycle, Outputs		V _{IN} =V _{CC} or V _{IN} =GND	0.6	1.5	mA
		Open, One Bit Toggling, OE=GND	V _{IN} =3.4V or V _{IN} =GND	0.9	2.3	mA
		Duty Cycle, Outputs Open, Six-	V _{IN} =V _{CC} or V _{IN} =GND	2.4	4.5 ^[13]	mA
	teen Bits Toggling, OE=GND	V _{IN} =3.4V or V _{IN} =GND	6.4	16.5 ^[13]	mA	

Notes:

Notes:

10. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.

11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

12. I_C=I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
I_C = I_{CC}+ΔI_{CC}D_HN_T+I_{CCD}(f₀/2 + f₁N₁)
I_{CC} = Quiescent Current with CMOS input levels
I_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V)
D_H = Duty Cycle for TTL inputs HIGH
N_T = Number of TTL inputs at D_H
I_{CC} = Pynamic Current caused by an input transition pair (HI H or I HI)

I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

= Input signal frequency

N₁ = Number of inputs changing at f₁
All currents are in milliamps and all frequencies are in megahertz.

13. Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.



.Switching Characteristics Over the Operating Range^[14]

			CY74FCT16244AT CY74FCT16244T CY74FCT162244T CY74FCT162244AT				
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[15]
t _{PLH} t _{PHL}	Propagation Delay Data to Output	1.5	6.5	1.5	4.8	ns	1, 3
t _{PZH}	Output Enable Time	1.5	8.0	1.5	6.2	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	7.0	1.5	5.6	ns	1, 7, 8
t _{SK(O)}	Output Skew ^[16]		0.5		0.5	ns	_

Switching Characteristics Over the Operating Range^[14] (continued)

		CY74FCT16244CT CY74FCT162244CT CY74FCT162H244CT			
Parameter	Description	Min.	Max.	Unit	Fig. No. ^[15]
t _{PLH} t _{PHL}	Propagation Delay Data to Output	1.5	4.1	ns	1, 3
t _{PZH} t _{PZL}	Output Enable Time	1.5	5.8	ns	1, 7, 8
t _{PHZ}	Output Disable Time	1.5	5.2	ns	1, 7, 8
t _{SK(O)}	Output Skew ^[16]		0.5	ns	_

Notes:

Minimum limits are specified but not tested on Propagation Delays.
 See "Parameter Measurement Information" in the General Information section.
 Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.



Ordering Information CY74FCT16244

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT16244CTPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16244CTPVC/PVCT	O48	48-Lead (300-Mil) SSOP	
4.8	CY74FCT16244ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16244ATPVC/PVCT	O48	48-Lead (300-Mil) SSOP	
6.5	CY74FCT16244TPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16244TPVC/PVCT	O48	48-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162244

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	74FCT162244CTPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162244CTPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT162244CTPVCT	O48	48-Lead (300-Mil) SSOP	
4.8	74FCT162244ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162244ATPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT162244ATPVCT	O48	48-Lead (300-Mil) SSOP	
6.5	CY74FCT162244TPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162244TPVC/PVCT	O48	48-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162H244


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	74FCT162H244CTPVC/PVCT	O48	48-Lead (300-Mil) SSOP	Industrial
4.8	74FCT162H244ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial

Document #: 38-00396-C





Package Diagrams

48-Lead Shrunk Small Outline Package O48




DIMENSIONS IN INCHES MIN. MAX.






48-Lead Thin Shrunk Small Outline Package Z48



DIMENSIONS IN INCHES MIN. MAX.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265