

Datasheet

Features

- Available with complete Bluetooth software stack
- Wireless UART functionality without extra protocol.
- Headset functionality available.
- Serial interface, 8 digital and 2 analog I/O
- PCM interface for up to 3 simultaneous voice channels
- Nominal 100m range
- Transmit power up to +14dBm (Bluetooth Class1)
- 4 low power modes
- Piconet and Scatternet capability, support for up to seven slaves
- Surface mountable
- Physical size: 33x14 mm
- Bluetooth v1.1 compliant

Applications

- Industrial and domestic appliances
- Stand alone sensors
- Embedded systems
- Cordless Headsets
- Computer peripherals (Mice, Keyboards, USB dongles etc)
- Handheld, Laptop and Desktop computers
- Mobile Phones

General Description

This module is a Class 1 Bluetooth device; surface mountable in an automatic mounting line or manually for prototyping. It provides a fully Bluetooth compliant device for data and voice communications. The interfaces to a host (UART and USB) supports full Bluetooth data rate of 723.2kbps. A 13-bit PCM, 8 k samples/s, synchronous bidirectional audio interface is available. Digital and analog I/O and I²C interface are supported by the module.

The module is available with a number of different firmware versions: The Wireless UART firmware implements the Serial Port Profile (SPP) with an easy to use command interface. All information sent to the serial interface is transmitted transparently via Bluetooth to the connected remote device.

Other firmware versions are: Headset, HCI, RFCOMM and the possibility to get customized standalone applications implemented as an on chip solution.



BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed to Free2move





Datasheet

Table of contents

1	Device pinout	3
2	Device terminal functions	4
3	Electrical Characteristics	5
4	Radio Characteristics	8
5	Firmware versions	9
	5.1 Wireless UART 5.2 Onboard application 5.3 Headset 5.4 HCI 5.5 RFCOMM Stack	
6	Device terminal description	23
	 6.1 UART Interface	
7	Application information	39
8	Package information	41
9	Tape information	42
10	Ordering information	43
11	Document References	44
12	2 Acronyms and definitions	45



1 Device pinout

(Top view)

	G5 A1
	GND RF
G1 GND	GND (G4
G2 GND	GND (G:
1 GND	GND (34
VDD_PA	
GND	GND <
AIO(0)	PIO(0) <
AIO(1)	PIO(1) <
RESET	PIO(2) <
SPI_MISO	PIO(3) <
SPI_CSB	PIO(4) <
SPI_CLK	PIO(5) <
SPI_MOSI	PIO(6) <
UART_CTS	PIO(7) <
UART_TX	USB_DN <
UART_RTS	
UART_RX	
>1V8	
> 3V3	
17 GND	
\langle	



2 Device terminal functions

AIO(1) 5 Bi-directional programmable to use as digital i/O Reset Pin Pin type Description RESET 6 CMOS input with internal pull-down (10kΩ) Reset if high. Input debounced so must high for >5ms to cause a reset Test and debug Pin Pin type Description SPI_MISO 7 CMOS output, tristatable with weak internal pull-up Serial Peripheral Interface data output pull-down SPI_CSB 8 CMOS input with weak internal pull-down Serial Peripheral Interface data output pull-down SPI_CSB 8 CMOS input with weak internal pull-down Serial Peripheral Interface data input UART Pin Pin type Description UART_CTS 11 CMOS output, tristatable with internal pull-down Serial Peripheral Interface data input UART data output active high UART_RX 14 CMOS output, tristatable with internal pull-down UART data output active high UART_RX 14 CMOS output, tristatable with internal weak Synchronous data output PCM_OUT 19 Bi-directional Wurket weak internal pull-down Synchronous data output P	Ground	Pin	Pin type	Description
Power supplies Pin Pin type Description VDD PA 2 VDD for power amplifier Positive voltage supply (2.7-3.3V) I.8 V 16 Output Positive voltage supply (2.7-3.3V) Analog I/O Pin Positive voltage supply (2.7-3.3V) ANO(0) 4 Bi-directional Programmable Input/output Ine as digital I/O ANO(1) 5 Bi-directional Programmable Input/output Ine as digital I/O Reset Pin Pin type Description Reset Finish, Input debounced so must input-output RESET 6 CMOS input with internal pul-down (10KO) Reset If high input debounced so must input-output Reset If high input debounced so must input-output Serial Peripheral Interface data output series SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface colock Serial Peripheral Interface colock SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface colock VLART TX CMOS output, tristatable with internal pull-down Serial Peripheral Interface colock SPI_CLK	GND		VSS	Ground connections
Power supplies Pin Pin Pin type Description VDD PA 2 VDD for power amplifier Positive voltage supply (27-3 3V) 18 V VD Positive voltage supply (27-3 3V) Analog I/O Pin VD Positive voltage supply (27-3 3V) A(00) 4 Bi-directional Positive voltage supply (27-3 3V) A(01) 5 Bi-directional Programmable input/output line a Reset I Pin Pin type Description RESET 6 CMOS output, tristatable with weak internal pul-down Serial Peripheral Interface data output pul-down SPI_CSB 8 CMOS input with weak internal pul-down Serial Peripheral Interface data input supply (27-3 V) SPI_CKS 10 CMOS input with weak internal pul-down <				
VDD PA 2 VDD for power ampiller Positive voltage supply (2.7-3.3V) VDD 16 VDD Positive voltage supply (2.7-3.3V) Analog I/O Pin Pin type Description AlO(0) 4 Bi-directional Programmable input/output line a possible to sea as digital I/O AlO(1) 5 Bi-directional Programmable input/output line a possible to sea as digital I/O RESET 6 CMOS input with internal pull-down (10kΩ) Reset flyin, Input debounced so must high for 3-ms to cause a reset SPI_MISO 7 CMOS output with weak internal pull-down Serial Peripheral Interface data output pull-down SPI_CSB 8 CMOS input with weak internal pull-down Serial Peripheral interface data output serial Peripheral interface dock SPI_MOSI 10 CMOS input with weak internal pull-down Serial Peripheral interface dock input UART TX VLART_TX 12 CMOS output, tristatable with internal pull-down Serial Peripheral interface dock input UART TA VLART_TX 12 CMOS output, tristatable with internal pull-down VLART cequest to send active low VLART_TX 12 CMOS output, tristatable with internal pull-down </th <th>Derver ermulie e</th> <th></th> <th>Dia tana</th> <th>Description</th>	Derver ermulie e		Dia tana	Description
1.8 V 15 Output Dec 1.8V voltput (Must not be used) Analog I/O Pin Pin type Description AIO(0) 4 Bi-directional Programmable implicutput line a possible to use as digital I/O AIO(1) 5 Bi-directional Programmable implicutput line a possible to use as digital I/O Reset Pin Pin type Description RESET 6 CMOS input with internal pul-down (10kΩ) Reset if high. Input debounced so must high for 3ms to cause a reset SPI_MISO 7 CMOS output, tristatable with weak internal pul-down Serial Peripheral Interface data output UART care, active low SPI_MOSI 10 CMOS input with weak internal pul-down Serial Peripheral Interface data output UART care to send active low VART Pin Pin Pin type Description UART TX 11 CMOS input with weak internal pul-down Serial Peripheral Interface data output Care to send active low UART TX 12 CMOS output, tristatable with internal pul-down UART care os end active low UART TX 12 CMOS input with weak internal pul-down UART data input active high			Pin type	
VDD 16 VDD Pestive volgage supply (2.7.3.3V) AIO(0) 4 Bi-directional Programmable input/output line a possible to use as digital VO in USO in use as digital VO in USO in use with weak internal pull-down in UART distribution VO in UART Tars 11 CMOS input with weak internal pull-down UART diar upt active low UART Targuest to send active low UART Targuest to send active low UART and using targuest as output vigit VI in use and the distribution vigit VI in use and distribution VI in use and distribution VI in use and distribution VI in use and dite vigit VI in use anding pull-down in UART arequest to				
Analog I/O Pin Pin type Description AIO(0) 4 Bi-directional Programmable input/output line a possible to use as digital I/O AIO(1) 5 Bi-directional Programmable input/output line a possible to use as digital I/O RESET 6 CMOS input with internal puli-down (10kΩ) Reset if high input debounced so must high for 5-ms to cause a reset Test and debug Pin Pin type Description SPI_CSB 8 CMOS output, tristatable with weak internal puli-down Serial Peripheral Interface data output interface. The for 5-ms to cause a reset SPI_CSB 8 CMOS input with weak internal puli-down Serial Peripheral Interface data output interface. The for 5-ms to cause a digital I/O VLART_CTS 10 CMOS input with weak internal puli-down Serial Peripheral Interface data input OutPut Care to send active low UART_TX 12 CMOS output, tristatable with internal puli-down UART data output active high UART_RX 14 CMOS output, tristatable with internal puli-down UART data output active high UART_RX 14 CMOS output, tristatable with internal puli-down Synchronous data output VART_RX 14				
AlQ(0) 4 Bi-directional Programmable input/output line a possible to use as digital I/O and the possible to the to and the top the possible to the top the possible to the top the possible to use as digital I/O and the possible to the top the possible to use as digital I/O and the possible to the top the possible to the top the possible to use as digital I/O and the possible to the top the possible to use as digital I/O and the possible to the top the possible to the top the possible to the top the possible top the possible to the top the possible top the possible to the top the possible top the possible top the possible top theposeiton theposeit top the possible top the possible				
AiD(1) 5 Bi-directional possible to use as digital VO AiD(1) 5 Bi-directional Programmable to use as digital VO RESET 6 CMOS input with internal pull-down (10kΩ) Reset if high: input debounced so must high for 2-Sms to cause a reset Test and debug Pin Pin type Description SPI_MISO 7 CMOS output, tristatable with weak internal pull-down Serial Peripheral Interface data output SPI_CSB 8 CMOS input with weak internal pull-down Serial Peripheral Interface data output SPI_CSB 8 CMOS input with weak internal pull-down Serial Peripheral Interface data output SPI_MOSI 10 CMOS input with weak internal pull-down Serial Peripheral Interface data input UART_TX 12 CMOS output, tristatable with internal pull-down UART data output active high UART_RX 14 CMOS output, tristatable with internal pull-down UART data output active high UART_RX 14 CMOS output, tristatable with internal pull-down Synchronous data output PCM_OT 18 GMOS output, tristatable with internal pull-down Synchronous data output <				
AIO(1) 5 Bi-directional Programmable Input/output Ine a possible to use as digital I/O Reset Pin Pin type Description RESET 6 CMOS input with internal pull-down (10kΩ) Reset if high. Input debounced so must high for 3rms to cause a reset Test and debug Pin Pin type Description SPI_MISO 7 CMOS output, tristable with weak internal pull-down Serial Peripheral Interface data output set set set SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface data input UART_CTS 11 UART_TX 12 CMOS input with weak internal pull-down Serial Peripheral Interface data input UART_GTS 12 UART_RX 12 CMOS output, tristatable with internal pull-down UART data output active low UART data input active low UART_RX 14 CMOS output, tristatable with internal pull-down UART data input active low PCM_OVT 18 CMOS output, tristatable with internal pull-down Synchronous data output active low UART_RX 14 CMOS output, tristatable with internal pull-down Synchronous data output active low </th <th>AIO(0)</th> <th>4</th> <th>Di-directional</th> <th></th>	AIO(0)	4	Di-directional	
Reset Pin Pin type Description RESET 6 CMOS input with internal pull-down (10kΩ) Reset if high. Input debounced so must high for >5mis to cause a reset Test and debug Pin Pin type Description SPI_MISO 7 CMOS output, tristatable with weak internal pull-down Serial Peripheral Interface data output SPI_CSB 8 CMOS input with weak internal pull-down Serial Peripheral Interface cock Serial Peripheral Interface cock SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface cock Serial Peripheral Interface cock UART Pin Pin Pin Description UART_TX 12 CMOS output, tristatable with internal pull-down UART clear to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART data input active high PCM_OUT 18 CMOS output, with weak internal pull-down Synchronous data output PCM_IN 20 CMOS output, with weak internal pull-down Synchronous data output PCM_OUT 18 Bi-directional with weak internal pull-down Synchronous data ou	AIQ(1)	5	Bi-directional	
RESET 6 CMOS input with internal pull-down (10kΩ) Reset if high. Input debounced so must high for >5ms to cause a reset Test and debug Pin Pin type Description SPI_MISO 7 CMOS output, tristatable with weak internal pull-down Serial Peripheral Interface data output pull-down SPI_CSB 8 CMOS input with weak internal pull-down Serial Peripheral Interface clock SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface data input UART Pin Pin Pin type Description UART_TS 11 CMOS output tristatable with internal pull-down Serial Peripheral Interface data input UART_TX 12 CMOS output tristatable with internal pull-down UART fear to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART fraction to set an active low UART_RX 14 CMOS output, tristatable with internal pull-down Synchronous data output active high PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data input PCM_CLK 21 Bi-directional with weak internal pull-down	- ()	-		
Test and debug Pin Pin type Description SPI_MISO 7 CMOS output, tristatable with weak internal pull-down Serial Peripheral Interface data output SPI_CSB 8 CMOS input with weak internal pull-own Serial Peripheral Interface data output SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface clock SPI_NOSI 10 CMOS input with weak internal pull-down Serial Peripheral Interface clock VART Pin Pin type Description UART_TS 11 CMOS output with weak internal pull-down UART data output active high UART_RX 12 CMOS output with weak internal pull-up UART data output active high UART_RX 14 CMOS output, tristatable with internal pull-up UART request to send active low UART_RX 14 CMOS output, with weak internal pull-down Synchronous data output PCM_OUT 18 CMOS output, with weak internal pull-down Synchronous data input PCM_IN 20 CMOS input with weak internal pull-down Synchronous data input PCM_IN 22 Bi-directional with weak	Reset	Pin		
Test and debug Pin Pin type Description SPI_MISO 7 CMOS output, tristatable with weak internal pull-down Serial Peripheral Interface data output (Chip select for Synchronous Se Interface, active low SPI_CSB 8 CMOS input with weak internal pull-down Serial Peripheral Interface dock SPI_NOSI 10 CMOS input with weak internal pull-down Serial Peripheral Interface data input UART Pin Pin type Description UART_GTS 11 CMOS output UART data output active high UART_RX 12 CMOS output UART request to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART data output active high PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data output PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data input PCM_IN 20 CMOS input, with weak internal pull-down Synchronous data input PCM_IN 20 CMOS input, with weak internal pull-down Synchronous data input PCM_IN 22 Bi-directional	RESET	6	CMOS input with internal pull-down (10kΩ)	Reset if high. Input debounced so must be
SPI_MISO 7 CMOS output, tristatable with weak internal pull-down Serial Peripheral Interface data output pull-down SPI_CSB 8 CMOS input with weak internal pull-up Chip select for Synchronous Se Interface, active low SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface clock SPI_MOSI 10 CMOS input with weak internal pull-down Serial Peripheral Interface data input Serial Peripheral Interface data input UART_CTS 11 CMOS output with weak internal pull-down UART clear to send active low UART_TX 12 CMOS output, tristatable with internal pull-down UART data output active high UART_RX 14 CMOS output, tristatable with internal pull-down UART data output active high PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data output pull down PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data input PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data input PCM_CLK 21 Bi-directional USB data plus USB_DP 22 Bi-directional USB				high for >5ms to cause a reset
Pull-down Pull-down SPI_CSB 8 CMOS input with weak internal pull-up Chip select for Synchronous Se Interface, active low SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface clock SPI_MOSI 10 CMOS input with weak internal pull-down Serial Peripheral Interface clock UART Pin Pin type Description UART_TX 11 CMOS output, tristatable with internal pull-up UART data output active high UART_RX 14 CMOS output, tristatable with internal pull-up UART request to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART data output active high PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data output PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data SYNC PCM_IN 20 CMOS input with weak internal pull-down Synchronous data input PCM_CLK 21 Bi-directional USB data plus USB_DP 22 Bi-directional USB data plus USB_DP				
SPI_CSB 8 CMOS input with weak internal pull-up Chip select for Synchronous Se Interface, active low SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface (active low) SPI_CTS 10 CMOS input with weak internal pull-down Serial Peripheral Interface (active low) UART_CTS 11 CMOS output weak internal pull-down UART clear to send active low UART_TX 12 CMOS output, tristatable with internal pull-up UART request to send active low UART_RX 14 CMOS output, tristatable with internal pull-up UART request to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART request to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART frage to send active low PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data SYNC PCM_SYNC 19 Bi-directional with weak internal pull-down Synchronous data clock WSB_DP 22 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus USB_DN	SPI_MISO	7		Serial Peripheral Interface data output
SPI CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface clock SPI MOSI 10 CMOS input with weak internal pull-down Serial Peripheral Interface clock UART Pin Pin type Description UART_TS 11 CMOS input with weak internal pull-down UART clear to send active low UART_RTS 12 CMOS output, tristatable with internal pull-up UART data output active high UART_RX 14 CMOS output, tristatable with internal pull-down UART data output active high PCM_OUT 18 CMOS output, tristatable with internal weak Synchronous data SYNC PCM_OUT 18 CMOS input, with weak internal pull-down Synchronous data SYNC PCM_SYNC 19 Bi-directional with weak internal pull-down Synchronous data input PCM_CLK 21 Bi-directional USB data plus Synchronous data lock USB_DP 22 Bi-directional USB data plus USB data plus USB_DN 23 Bi-directional With programmable weak PIO line or clock for external clock line				Ohin aslast for Oscalasta Oscial
SPI_CLK 9 CMOS input with weak internal pull-down Serial Peripheral Interface clock SPI_MOSI 10 CMOS input with weak internal pull-down Serial Peripheral Interface clock UART_CTS 11 CMOS input with weak internal pull-down UART clear to send active low UART_TX 12 CMOS output UART feature to send active low UART_RTS 13 CMOS output, tristatable with internal pull-down UART data output active high UART_RX 14 CMOS output, tristatable with internal pull-down UART data output active high PCM_OUT 18 CMOS output, tristatable with internal pull-down UART data input active high PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data output PCM_OUT 18 Bi-directional with weak internal pull-down Synchronous data SYNC PCM_IN 20 CMOS input, with weak internal pull-down Synchronous data Otok VEX_CLK 21 Bi-directional with weak internal pull-down Synchronous data SYNC VEX_DE 22 Bi-directional with programmable Weak Programmable input/output ine <t< th=""><th>SPI_CSB</th><th>8</th><th>CMOS input with weak internal pull-up</th><th></th></t<>	SPI_CSB	8	CMOS input with weak internal pull-up	
SPI_MOSI 10 CMOS input with weak internal pull-down Serial Peripheral Interface data input UART_CTS 11 CMOS input with weak internal pull-down UART care to send active low UART_TX 12 CMOS output UART care to send active low UART_RS 13 CMOS output, tristatable with internal pull-down UART request to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART data input active high PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data output PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data output PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data output PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data input PCM_CLK 21 Bi-directional USB data plus USB data plus USB_DP 22 Bi-directional USB data plus USB data plus USB_DN 23 Bi-directional with programmable weak Programmable input/output line PIO(6)/CLK_REQ <	SPLCIK	0	CMOS input with weak internal pull-down	
UART Pin Pin type Description UART_CTS 11 CMOS input with weak internal pull-down UART clear to send active low UART_TX 12 CMOS output UART fata output active high UART_RTS 13 CMOS output, tristatable with internal pull-down UART fata output active high UART_RX 14 CMOS input with weak internal pull-down UART data input active high PCM_OUT 18 CMOS output, tristatable with internal weak Synchronous data input active high PCM_OUT 18 CMOS output, tristatable with internal weak Synchronous data input active high PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data input PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data lock USB_DP 22 Bi-directional USB data plus USB data plus USB_DN 23 Bi-directional with programmable weak Programmable input/output line PIO(6)/CLK_REQ 25 Bi-directional with programmable weak PIO line or clock for external clock line PIO(6)/USB_ON 27 Bi-dire				
UART_CTS 11 CMOS input with weak internal pull-down UART clear to send active low UART_TX 12 CMOS output UART atta output active high UART_RS 13 CMOS output, tristatable with internal pull-up UART request to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART data output active high PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data output PCM_OUT 18 CMOS output, tristatable with internal pull-down Synchronous data output PCM_SYNC 19 Bi-directional with weak internal pull-down Synchronous data SYNC PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data input PCM_CLK 21 Bi-directional USB data plus USB data plus USB_DP 22 Bi-directional With programmable weak Programmable input/output line internal pull-up/down PIO(7) 24 Bi-directional with programmable weak PIO ine or clock request output to ena external clock for external clock fo				
UART_TX 12 CMOS output UART data output active high UART_RTS 13 CMOS output, tristatable with internal pull-up UART request to send active low UART_RX 14 CMOS output, tristatable with internal pull-down UART data input active high PCM Pin Pin type Description PCM_OUT 18 CMOS output, tristatable with internal weak Synchronous data output PCM_SYNC 19 Bi-directional with weak internal pull-down Synchronous data SYNC PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data input active high VEM_CLK 21 Bi-directional with weak internal pull-down Synchronous data sYNC VEM_CLK 21 Bi-directional USB data plus Synchronous data clock USB_DP 22 Bi-directional USB data plus USB data plus USB_DN 23 Bi-directional with programmable weak Programmable input/output plut pul/output PIO(6)/CLK_REQ 25 Bi-directional with programmable weak PIO ine or clock request output to ena internal pull-up/down PIO(4)/USB_ON 27 <th></th> <th></th> <th></th> <th></th>				
UART_RX 13 CMOS output, tristatable with internal pull-down UART request to send active low UART_RX 14 CMOS input with weak internal pull-down UART data input active high PCM Pin Pin Pin type Description PCM_OUT 18 CMOS output, tristatable with internal weak pull down Synchronous data output PCM_SYNC 19 Bi-directional with weak internal pull-down Synchronous data SYNC PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data clock USB Pin Pin type Description USB_DP 22 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus PIO(7) 24 Bi-directional with programmable weak Programmable input/output line internal pull-up/down PIO(5)/USB_DETACH 26 Bi-directional with programmable weak PIO ine or clock request output to ena external clock for external clock ine PIO(4)/USB_ON 27 Bi-directional with programmable weak PIO or USB on (input se				
UART_RX 14 CMOS input with weak internal pull-down UART data input active high PCM_OUT Pin Pin type Description PCM_OUT 18 CMOS output, tristatable with internal weak pull down Synchronous data output PCM_SYNC 19 Bi-directional with weak internal pull-down Synchronous data SYNC PCM_IN 20 CMOS input, with weak internal pull-down Synchronous data input PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data clock USB_DP 22 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus PIO(7) 24 Bi-directional with programmable weak internal pull-up/down Programmable input/output line PIO(6)/CLK_REQ 25 Bi-directional with programmable weak internal pull-up/down PIO line or clock request output to ena external clock for external clock line PIO(4)/USB_ON 27 Bi-directional with programmable weak internal pull-up/down PIO or USB on (input senses when hi wakes Bluetooth chip) PIO(3)/USB_WAKE_UP/ RAM_CSB 28 Bi-directional with programmable weak internal pull-up/down PIO or USB pull-up (v	- <u> </u>			
PCMPinPin typeDescriptionPCM_OUT18CMOS output, tristatable with internal weak pull downSynchronous data outputPCM_SYNC19Bi-directional with weak internal pull-downSynchronous data SYNCPCM_IN20CMOS input, with weak internal pull-downSynchronous data inputPCM_CLK21Bi-directional with weak internal pull-downSynchronous data inputPCM_CLK21Bi-directional with weak internal pull-downSynchronous data inputPCM_CLK21Bi-directional with weak internal pull-downSynchronous data clockUSBPinPin typeDescriptionUSB_DP22Bi-directionalUSB data plusUSB_DN23Bi-directionalUSB data minusPIO(7)24Bi-directional with programmable weakProgrammable input/output linePIO(6)/CLK_REQ25Bi-directional with programmable weakPIO line or clock request output to ena external clock for external clock linePIO(5)/USB_DETACH26Bi-directional with programmable weakPIO or USB on (input senses when hi wakes Bluetoth chip)PIO(4)/USB_ON27Bi-directional with programmable weakPIO or output goes high to wake up when in USB mode or external RAM c selectPIO(1)30Bi-directional with programmable weakPIO or USB pull-up (via 1.5 kΩ resistor to USB_D+)PIO(1)30Bi-directional with weak internal pull-up/downProgrammable input/output line selectPIO(0)31Bi-directional with weak internal pull-up/down		14		
PCM_OUT 18 CMOS output, tristatable with internal weak pull down Synchronous data output PCM_SYNC 19 Bi-directional with weak internal pull-down Synchronous data SYNC PCM_IN 20 CMOS input, with weak internal pull-down Synchronous data SYNC PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data clock USB Pin Pin type Description USB_DN 23 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus PIO(7) 24 Bi-directional with programmable weak Programmable input/output line PIO(6)/CLK_REQ 25 Bi-directional with programmable weak PIO line or clock request output to ena external clock fine PIO(4)/USB_DETACH 26 Bi-directional with programmable weak PIO or USB on (input senses when hi internal pull-up/down PIO(3/USB_WAKE_UP/ 28 Bi-directional with programmable weak PIO or output goes high to wake up when in USB mode or external RAM c select PIO(2)/USB_PULL_UP 29 Bi-directional with programmable weak PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+) PIO(0) 31 Bi-directional with weak internal pull-up	PCM	Pin		
PCM_SYNC 19 Bi-directional with weak internal pull-down Synchronous data SYNC PCM_IN 20 CMOS input, with weak internal pull-down Synchronous data input PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data clock USB Pin Pin type Description USB_DP 22 Bi-directional USB data plus USB_DN 23 Bi-directional USB data minus PIO Pin Pin type Description PIO(7) 24 Bi-directional with internal pull-up/down Programmable input/output line PIO(5)/ULK_REQ 25 Bi-directional with internal pull-up/down Programmable weak PIO line or clock request output to ena external clock for external clock line PIO(5)/ULSB_DETACH 26 Bi-directional with internal pull-up/down Programmable weak PIO or USB on (input senses when hi wakes Bluetooth chip) PIO(3)/USB_WAKE_UP/ 28 Bi-directional with programmable weak PIO or USB on (input senses when hi wakes Bluetooth chip) PIO(2)/USB_PULL_UP 29 Bi-directional with programmable weak internal pull-up/down PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+) PIO(1) 30 <			CMOS output, tristatable with internal weak	
PCM_IN 20 CMOS input, with weak internal pull-down Synchronous data input PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data clock USB Pin Pin type Description USB_DP 22 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus PIO Pin Pin type Description PIO(7) 24 Bi-directional with programmable internal pull-up/down Programmable weak internal pull-up/down Programmable input/output line PIO(5)/USB_DETACH 26 Bi-directional with programmable internal pull-up/down weak internal pull-up/down PIO or clock request output to ena external clock for external clock line PIO(4)/USB_ON 27 Bi-directional with programmable input/output line internal pull-up/down weak internal pull-up/down PIO or USB on (input senses when hi wakes Bluetooth chip) PIO(2)/USB_RWAKE_UP/ 28 Bi-directional with programmable weak internal pull-up/down PIO or USB pull-up (via 1.5 kΩ resistor to uSB pull-up (via 1.5 kΩ resistor to uSB pull-up (via 1.5 kΩ resistor to uSB pull-up/down PIO(2)/USB_PULL_UP 29 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) </th <th>2014 01/10</th> <th>40</th> <th></th> <th></th>	2014 01/10	40		
PCM_CLK 21 Bi-directional with weak internal pull-down Synchronous data clock USB_DP 22 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus PIO Pin Pin type Description PIO(7) 24 Bi-directional with programmable internal pull-up/down Programmable weak internal pull-up/down Programmable input/output line PIO(6)/CLK_REQ 25 Bi-directional with programmable internal pull-up/down Weak internal clock for external clock for				
USB Pin Pin type Description USB_DP 22 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus USB_DN 23 Bi-directional USB data minus PIO Pin Pin type Description PIO(7) 24 Bi-directional with programmable weak Programmable input/output line PIO(6)/CLK_REQ 25 Bi-directional with programmable weak PIO line or clock request output to ena external clock for external clock line PIO(5)/USB_DETACH 26 Bi-directional with programmable weak PIO or USB on (input senses when hi internal pull-up/down PIO(4)/USB_ON 27 Bi-directional with programmable weak PIO or USB on (input senses when hi wakes Bluetooth chip) PIO(2)/USB_WAKE_UP/ 28 Bi-directional with programmable weak PIO or USB pull-up (via 1.5 kΩ resistor to uselect PIO(2)/USB_PULL_UP 29 Bi-directional with programmable weak PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+) PIO(1) 30 Bi-directional with weak internal pull-up/down				
USB_DP 22 Bi-directional USB data plus USB_DN 23 Bi-directional USB data plus PIO Pin Pin type Description PIO(7) 24 Bi-directional with programmable internal pull-up/down Weak Programmable input/output line PIO(6)/CLK_REQ 25 Bi-directional with programmable internal pull-up/down Weak PIO line or clock request output to ena external clock for external clock line PIO(5)/USB_DETACH 26 Bi-directional with programmable weak internal pull-up/down PIO line or clop detaches from USB wh this input is high PIO(4)/USB_ON 27 Bi-directional with programmable weak internal pull-up/down PIO or USB on (input senses when hi wakes Bluetooth chip) PIO(2)/USB_WAKE_UP/ 28 Bi-directional with programmable weak internal pull-up/down PIO or output goes high to wake up when in USB mode or external RAM c select PIO(2)/USB_PULL_UP 29 Bi-directional with weak internal pull-up/down PIO or USB pull-up (via 1.5 kΩ resistor to uSB_D+) PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) 31 Bi-directional with weak internal pull-up/down Prog				
USB_DN 23 Bi-directional USB data minus PIO Pin Pin type Description PIO(7) 24 Bi-directional with internal pull-up/down programmable weak Programmable input/output line PIO(6)/CLK_REQ 25 Bi-directional with internal pull-up/down programmable weak PIO line or clock request output to ena external clock for external clock line PIO(5)/USB_DETACH 26 Bi-directional with internal pull-up/down programmable weak PIO line or chip detaches from USB wth this input is high PIO(4)/USB_ON 27 Bi-directional with internal pull-up/down programmable weak Weak PIO or USB on (input senses when hi wakes Bluetooth chip) PIO(3)/USB_WAKE_UP/ RAM_CSB 28 Bi-directional with internal pull-up/down programmable weak Weak PIO or output goes high to wake up when in USB mode or external RAM c select PIO(2)/USB_PULL_UP 29 Bi-directional with internal pull-up/down Programmable weak PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+) PIO(1) 30 Bi-directional with weak internal pull-up/down Programmable used internal pull-up/down Programmable used internal pull-up/down PIO(0) 31				
PIOPinPin typeDescriptionPIO(7)24Bi-directional with internal pull-up/downprogrammable weakProgrammable input/output linePIO(6)/CLK_REQ25Bi-directional with internal pull-up/downPIO line or clock request output to ena external clock for external clock linePIO(5)/USB_DETACH26Bi-directional with internal pull-up/downPIO line or clock request output to ena external clock for external clock linePIO(4)/USB_ON27Bi-directional with internal pull-up/downweakPIO or USB on (input senses when hi wakes Bluetooth chip)PIO(3)/USB_WAKE_UP/ RAM_CSB28Bi-directional with internal pull-up/downweakPIO or output goes high to wake up when in USB mode or external RAM c selectPIO(2)/USB_PULL_UP29Bi-directional with internal pull-up/downPIO or USB pull-up (via 1.5 kΩ resistor to USB_D+)PIO(1)30Bi-directional with weak internal pull-up/downProgrammable use internal pull-up/downPIO(0)31Bi-directional with weak internal pull-up/downPIO(0)31Bi-directional with weak internal pull-up/downRFA1Bi-directional				
PIO(7)24Bi-directional with internal pull-up/downprogrammable programmableweakProgrammable input/output linePIO(6)/CLK_REQ25Bi-directional with internal pull-up/downprogrammable programmableweakPIO line or clock request output to ena external clock for external clock linePIO(5)/USB_DETACH26Bi-directional with internal pull-up/downprogrammable programmableweakPIO line or chip detaches from USB with this input is highPIO(4)/USB_ON27Bi-directional with internal pull-up/downprogrammable weakweakPIO or USB on (input senses when hi wakes Bluetooth chip)PIO(3)/USB_WAKE_UP/ RAM_CSB28Bi-directional with internal pull-up/downprogrammable weakweakPIO or output goes high to wake up when in USB mode or external RAM c selectPIO(2)/USB_PULL_UP29Bi-directional with internal pull-up/downprogrammable weak internal pull-up/downWeakPIO(1)30Bi-directional with weak internal pull-up/downProgrammable weakPIO or USB pull-up (via 1.5 kΩ resistor to USB_D+)PIO(0)31Bi-directional with weak internal pull-up/downProgrammable input/output lineRadioPinPin typeDescriptionRFA1Bi-directionalAntenna 50 Ω				
Internal pull-up/downPIO(6)/CLK_REQ25Bi-directional with internal pull-up/downprogrammable weakPIO line or clock request output to ena external clock for external clock linePIO(5)/USB_DETACH26Bi-directional with internal pull-up/downprogrammable weakPIO line or chip detaches from USB weak this input is highPIO(4)/USB_ON27Bi-directional with internal pull-up/downprogrammable weakWeak PIO or USB on (input senses when hi wakes Bluetooth chip)PIO(3)/USB_WAKE_UP/ RAM_CSB28Bi-directional with internal pull-up/downprogrammable weakWeak PIO or output goes high to wake up when in USB mode or external RAM c selectPIO(2)/USB_PULL_UP29Bi-directional with internal pull-up/downprogrammable weak internal pull-up/downPIO or USB pull-up (via 1.5 kΩ resistor to USB_D+)PIO(1)30Bi-directional with weak internal pull-up/downProgrammable input/output linePIO(0)31Bi-directional with weak internal pull-up/downProgrammable input/output lineRFA1Bi-directionalAntenna 50 Ω				
PIO(6)/CLK_REQ25Bi-directional with internal pull-up/downprogrammable weak programmable weak external clock for external clock linePIO(5)/USB_DETACH26Bi-directional with internal pull-up/downprogrammable weak programmable weak programmable weak this input is highPIO(4)/USB_ON27Bi-directional with internal pull-up/downprogrammable weak programmable internal pull-up/downPIO or USB pull-up (via 1.5 kΩ resistor to USB_D+)PIO(1)30Bi-directional with weak internal pull-up/downProgrammable input/output linePIO(0)31Bi-directional with weak internal pull-up/downProgrammable input/output lineRefA1Bi-directionalAntenna 50 Ω	FIO(7)	24		
Internal pull-up/downexternal clock for external clock linePIO(5)/USB_DETACH26Bi-directional with internal pull-up/downprogrammableweakPIO line or chip detaches from USB wh this input is highPIO(4)/USB_ON27Bi-directional with internal pull-up/downprogrammableweakPIO or USB on (input senses when hi wakes Bluetooth chip)PIO(3)/USB_WAKE_UP/ RAM_CSB28Bi-directional with internal pull-up/downprogrammableweakPIO or output goes high to wake up when in USB mode or external RAM c selectPIO(2)/USB_PULL_UP29Bi-directional with internal pull-up/downprogrammableweakPIO or USB pull-up (via 1.5 kΩ resistor to USB_D+)PIO(1)30Bi-directional with weak internal pull-up/downProgrammable input/output linePIO(0)31Bi-directional with weak internal pull-up/downProgrammable input/output lineRFA1Bi-directionalAntenna 50 Ω	PIO(6)/CLK_REQ	25		PIO line or clock request output to enable
Internal pull-up/downthis input is highPIO(4)/USB_ON27Bi-directional with internal pull-up/downprogrammable weakPIO or USB on (input senses when hi wakes Bluetooth chip)PIO(3)/USB_WAKE_UP/ RAM_CSB28Bi-directional with internal pull-up/downprogrammable weakweak PIO or output goes high to wake up when in USB mode or external RAM c selectPIO(2)/USB_PULL_UP29Bi-directional with internal pull-up/downprogrammable weakWeak PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+)PIO(1)30Bi-directional with weak internal pull-up/downProgrammable input/output linePIO(0)31Bi-directional with weak internal pull-up/downProgrammable input/output lineRFA1Bi-directionalAntenna 50 Ω			internal pull-up/down	
PIO(4)/USB_ON 27 Bi-directional with internal pull-up/down programmable weak PIO or USB on (input senses when hi wakes Bluetooth chip) PIO(3)/USB_WAKE_UP/ 28 Bi-directional with internal pull-up/down programmable weak PIO or output goes high to wake up when in USB mode or external RAM c select PIO(2)/USB_PULL_UP 29 Bi-directional with internal pull-up/down programmable weak PIO or USB pull-up (via 1.5 kΩ resistor to select PIO(1) 30 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line RF A1 Bi-directional Antenna 50 Ω	PIO(5)/USB_DETACH	26		PIO line or chip detaches from USB when
internal pull-up/down wakes Bluetooth chip) PIO(3)/USB_WAKE_UP/ 28 Bi-directional with internal pull-up/down Programmable weak internal pull-up/down PIO or output goes high to wake up when in USB mode or external RAM or select PIO(2)/USB_PULL_UP 29 Bi-directional with internal pull-up/down Programmable weak internal pull-up/down PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+) PIO(1) 30 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line RF A1 Bi-directional Antenna 50 Ω		07		
PIO(3)/USB_WAKE_UP/ RAM_CSB 28 Bi-directional with internal pull-up/down programmable weak PIO or output goes high to wake up when in USB mode or external RAM or select PIO(2)/USB_PULL_UP 29 Bi-directional with internal pull-up/down programmable weak PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+) PIO(1) 30 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line RF A1 Bi-directional Antenna 50 Ω	PIO(4)/USB_ON	27	1 0	
RAM_CSB internal pull-up/down when in USB mode or external RAM or select PIO(2)/USB_PULL_UP 29 Bi-directional with programmable weak internal pull-up/down PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+) PIO(1) 30 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line RAM_CSB_PULL_UP 29 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(1) 30 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line RF A1 Bi-directional Antenna 50 Ω	PIO(3)/USB WAKE UP/	28		
- select PIO(2)/USB_PULL_UP 29 Bi-directional with programmable weak internal pull-up/down PIO or USB pull-up (via 1.5 kΩ resistor to USB_D+) PIO(1) 30 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line RF A1 Bi-directional Antenna 50 Ω				when in USB mode or external RAM chip
internal pull-up/down USB_D+) PIO(1) 30 Bi-directional with weak internal pull-up/down Programmable input/output line PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line Radio Pin Pin type Description RF A1 Bi-directional Antenna 50 Ω			• •	
PIO(0) 31 Bi-directional with weak internal pull-up/down Programmable input/output line Radio Pin Pin type Description RF A1 Bi-directional Antenna 50 Ω	PIO(2)/USB_PULL_UP	29	1 0	PIO or USB pull-up (via 1.5 k Ω resistor to USB D+)
Radio Pin Pin type Description RF A1 Bi-directional Antenna 50 Ω				Programmable input/output line
RF A1 Bi-directional Antenna 50 Ω			Bi-directional with weak internal pull-up/down	Programmable input/output line
	Radio	Pin	Pin type	
	RF	A1		Antenna 50 Ω
Not connected Pin Pin type Description	Not connected	Pin	Pin type	
NC 33 Not connected Included for compatibility with F2M03C2				

Datasheet

3 Electrical Characteristics

Absolute Maximum Ratings

Rating	Min	Max
Storage Temperature	-40°C	+150°C
Breakdown supply voltage	-0.40V	3.60V

Recommended Operating Conditions

Rating	Min	Max			
Operating temperature range	0°C	+70°C			
Supply voltage	2,7	3.3V			

Input/Output Terminal Characteristics

Digital Terminals	Min	Тур	Max	Unit
Input Voltage				
VIL input logic level low (VDD=3.0V)	-0.4	-	+0.8	V
(VDD=3.3V)	-0.4	-	+0.4	V
VIH input logic level high	0.7VDD		VDD+0.4	V
Output Voltage				
VOL output logic level low, (IO = 4.0mA), VDD=3.0V	-	-	0.2	V
VOH output logic level high, (IO = 4.0mA), VDD=3.0V	VDD-0.2	-	-	V
Input and tristate current				
Strong pull-up	-100	-20	-10	μA
Strong pull-down	+10	+20	+100	μA
Weak pull-up	-5	-1	0	μA
Weak pull-down	0	+1	+5	μA
I/O pad leakage current	-1	0	+1	μA
CI Input Capacitance 2.5	2,5	-	10	pF
USB Terminals	Min	Тур	Max	Unit
Input threshold				
V _{IL} input logic level low	-	-	0,3VDD	V
V _{IH} input logic level high	0,7VDD	-	-	V
Input leakage current				
C ₁ Input capacitance	2.5	-	10	pF
Output levels to correctly terminated USB Cable				
V _{OL} output logic level low	0	-	0.2	V
V _{OH} output logic level high	2.8	-	VDD	V

Notes:

Current drawn into a pin is defined as positive; current supplied out of a pin is defined as negative.



Input/Output Terminal Characteristics (Continued)

Auxiliary DAC, 8-bit resolution	Min	Тур	Max	Unit
Resolution	-	-	8	Bits
Average output step size (1)	12.5	14.5	17	mV
Output Voltage		monotonic ⁽¹⁾		
Voltage range (I ₀ =0)	GND	-	VDD	V
Current range	-10	-	+0.1	mA
Minimum output voltage (I _o =100µA)	0	-	0.2	V
Maximum output voltage (I ₀ =10mA)	VDD-0.3	-	VDD	V
High Impedance leakage current	-1	-	+1	μA
Offset	-220	-	+120	mV
Integral non-linearity ⁽¹⁾	-2	-	+2	LSB
Starting time (50pF load)	-	-	10	μS
Settling time (50pF load)	-	-	5	μS

Notes:

Current drawn into a pin is defined as positive; current supplied out of a pin is defined as negative. ⁽¹⁾Specified for an output voltage between 0.2V and VDD -0.2V

Average current consumption VDD = 3.3V Temperature = 20 °C Measured using Wireless UART firmware.

Slave:	
Mode	Average (mA)
No connection (default settings)	2,9
No connection (inquiry scan disabled)	2,4
Connected (Short range), no data transfer	36
Connected (Short range), no data transfer	4,5
Sniff mode 200 ms interval	
Connected (Short range), no data transfer	2,0
Park mode 200 ms interval	
Connected, (Short range) 115.2 kbit/s master to slave	42
Connected, (Short range) 115.2 kbit/s slave to master	49
Connected, (Short range) 115.2 kbit/s full duplex	50
Connected, (Short range) 115.2 kbit/s slave to master	19
Sniff mode 125 ms interval	

Master:

Mode	Average (mA)
No connection (default settings)	72
Connected (Short range), no data transfer	6,8
Connected (Short range), no data transfer	3,4
Sniff mode 200 ms interval	
Connected (Short range), no data transfer	3,6
Park mode 200 ms interval	
Connected, (Short range) 115.2 kbit/s master to slave	34
Connected, (Short range) 115.2 kbit/s full duplex	40
Connected, (Long range) 115.2 kbit/s full duplex	75
Connected, (Short range) 115.2 kbit/s slave to master	13
Sniff mode 125 ms interval	
Connected, (Short range) 115.2 kbit/s slave to master	26
Sniff mode 125 ms interval	
Connected, (Short range) 115.2 kbit/s full duplex	29
Sniff mode 125 ms interval	



Datasheet

Peak current consumption VDD = 3.3V Temperature = 20 °C

Mode	Тур	Unit
Peak consumption during RF peaks	130	mA

Deep sleep leakage current VDD = 3.3V Temperature = 20 °C

	Mode	Тур	Unit
Deep sleep		275	μA



Radio Characteristics 4

VDD = 3.0V Temperature = 25 °C Frequency = 2.4GHz All measurements are based on the Bluetooth test specification.

Receiver	Frequency	Min	Тур	Max	Bluetooth Specification	Unit
Sensitivity at 0.1% BER	2402	-	-88	-	≤-70	dBm
	2441	-	-90	-		dBm
	2480	-	-89	-		dBm
Maximum RF transmit power ⁽¹⁾	2402	-	12.1	12.2	0 to 20 ⁽²⁾	dBm
	2441	-	11.3	11.3		dBm
	2480	-	11.0	11.1		dBm
Initial carrier frequency tolerance	2402	-	-5	-9,3	±75	kHz
	2441	-	-3	6,9		kHz
	2480	-	-3	-6,0		kHz
20dB bandwidth for modulated carrier	2402	-	808	-	≤1000	kHz
	2441	-	800	-		kHz
	2480	-	820	-		kHz
Drift (single slot packet)	2402	-	5	11.3	≤25	kHz
	2441	-	5	6.6		kHz
	2480	-	4	7.7		KHz
Drift (five slot packet)	2402	-	7	10.8	≤40	KHz
	2441	-	6	11.9		KHz
	2480	-	7	10.4		KHz
Drift rate	2402	-	8	11.0	20	kHz/50μs
	2441	-	8	10.9		kHz/50μs
	2480	-	8	12.6		kHz/50µs
RF power control range		-	19,5	-	16	dB
RF power range control resolution		-	4	-	-	dB
Δf1 _{avg} "Maximum modulation"	2402	164.3	166	167.8	140< ∆f1 _{avg} < 175	kHz
	2441	160.7	162	163.9		kHz
	2480	161.5	162	163.0		kHz
Δf2 _{max} "Minimum modulation"	2402	119.7	125	-	>115	kHz
	2441	120.6	123	-		kHz
	2480	133.6	135	-		kHz

Notes: $^{(1)}\mbox{For higher maximum output power use higher supply voltage and lower temperature$

 $^{(2)}$ Class 1 RF transmit power range, Bluetooth specification v1.1



5 Firmware versions

F2M03 is supplied with Bluetooth stack firmware, which runs on the internal RISC micro controller of the Bluetooth module. This chapter includes an overview of the different options for more in depth information please use separate firmware datasheets provided by Free2move.


All firmware versions are compliant with the Bluetooth specification v1.1. The F2M03 software architecture allows Bluetooth processing to be shared between the internal micro controller and a host processor. Depending on application the upper layers of the Bluetooth stack (above HCI) can execute on-chip or on the host processor.

Running the upper stack on F2M03 module reduces (or eliminates, in the case of a on module application) the need for host-side software and processing time.


The integration approach depends on the type of product being developed. For example, performance will depend on the integration approach adopted. In general Free2move offers four categories of Bluetooth stack firmware:

- Wireless UART; offers a transparent interface to the Bluetooth channel. There is no need for additional drivers or Bluetooth software on the host.
- Embedded module solutions offer an application to run on the module. There is no need for an external host (E.g a Bluetooth headset).
- Two-processor solution involving a host and host controller, where the higher layers of the Bluetooth stack has to be implemented on the host.
- Two-processor embedded solution offers a host with limited resources to gain access to a Bluetooth stack, with the higher layers on-chip, via a special API.

The protocol layer models for the different Bluetooth stack firmware categories can be represented as shown in the figures below.







Wireless UART

Free2move's Wireless UART (WU) firmware is intended to replace the cable(s) connecting portable and/or fixed electronic devices. Key features are robustness, high configurability, high security, low complexity and low power. The WU firmware is compliant with the Bluetooth Serial Port Profile (SPP) for setting up emulated serial cable connections between connected devices. There is no additional need for drivers or an external host with Bluetooth software when using the WU firmware. When a successful Bluetooth connection is established the data channel and the voice channel can be used simultaneously or separately. All information sent/received at the data/voice interface of the WU unit is exchanged transparently via Bluetooth with the connected remote device.

Embedded Solution

This version of the stack firmware requires no host processor. All software layers, including application software, run on the internal RISC processor in a protected user software execution environment.

The embedded solution can be used for a single chip Bluetooth product. One example is a cordless headset. However this solution is equally applicable to any small wireless device that would benefit from a single processor solution.

Free2move offers the following single chip solutions:

- Headset
- Human Interface Device (Mouse, keyboard etc)
- Onboard application (development of customer specific applications)

HCI (Standard Two-Processor Solution)

For the standard two-processor solution, where the split between higher and lower layers of the stack takes place at the HCI, a complete Bluetooth stack is needed in the external host. It is often preferable to use this solution when the host is a personal computer of some description. However, in general this category can include any computing platform with communications capability that is not resource limited.

Free2move can offer a host stack solution usable for different versions of Microsoft Windows.

RFCOMM (Embedded Two-Processor Solution)

The embedded two-processor category is a feature of the F2M03 module. This allows products to be designed that incorporate Bluetooth, where the host is resource limited and cannot support the addition of the Bluetooth functionality.




5.1 Wireless UART

5.1.1 General Information

Free2move's Wireless UART (WU) firmware is intended to replace the cable(s) connecting portable and/or fixed electronic devices. Key features are robustness, high configurability, high security, low complexity and low power.

The WU firmware is compliant with the Bluetooth Serial Port Profile (SPP) for setting up emulated serial cable connections between connected devices. There is no additional need for drivers or an external host with Bluetooth software when using the WU firmware.



Wireless UART architecture

The WU application runs on top of an embedded Bluetooth v1.1 compliant stack, including protocols up to the RFCOMM layer. Point-to-point connections are supported. This means that a unit running WU can be either a master of one unit or participate in a piconet as a slave.

The WU firmware offers one asynchronous data channel and one synchronous voice channel, both channels capable of full duplex transmission.

When a successful Bluetooth connection is established the data channel and the voice channel can be used simultaneously or separately. All information sent/received at the data/voice interface of the WU unit is exchanged transparently via Bluetooth with the connected remote device.

The WU unit is set to operate in a default mode that allows the user to communicate via the asynchronous data channel over Bluetooth, as soon as a successful connection has been established. This can be achieved without sending any configuration commands to the WU firmware. However, as long as there is no Bluetooth connection established, it is possible to configure the WU firmware via commands (described in detail in the separate Wireless UART datasheet) sent on the data interface.



Datasheet

5.1.2 General I/O

General I/O interfaces are used for different purposes between the WU firmware and the Host:

- Asynchronous data interface configuration of the WU firmware or exchange transparent digital information between the connected Bluetooth devices.
- Synchronous voice interface exchange transparent voice information between the connected Bluetooth devices.
- Bluetooth connectivity PIO interfaces indication and disconnection of the established Bluetooth connection.
- Emulate serial handshaking PIO lines interface DTE or DCE serial handshake emulation between the connected Bluetooth devices.

UART interface (Asynchronous data and configuration):

UART	Signal Direction	Active (TTL)	Description
ΤX	Output	High	UART transmit data
RX	Input	High	UART receive data
RTS	Output	Low	UART request to send
CTS	Input	Low	UART clear to send

Voice interface:

CODEC I/O	Signal Direction	Description
MIC_P	Input (analogue)	Microphone input positive
MIC_N	Input (analogue)	Microphone input negative
AUX_DAC	Output (analogue)	Microphone input bias
SPKR_P	Output (analogue)	Speaker output positive
SPKR_N	Output (analogue)	Speaker output negative

PIO are used to control/monitor the Bluetooth connectivity of the WU firmware.

PIO	Signal Direction	Active (TTL)	Description
2	Input	High	Request to close the current Bluetooth connection to the remote device.
3	Output	High	Indicates that a successful Bluetooth connection is established with a remote device.

To prevent connections or to close the current Bluetooth connection PIO[2] can be set high.

PIO[3] is held low as long as there is no Bluetooth connection. As soon as a successful Bluetooth connection has been established with a remote device, PIO[3] goes high.

PIO can also be used to emulate serial handshaking lines between the connected Bluetooth devices (F2M03 only). Emulation can either be DTE or DCE

Emulated Signal	PIO	Signal Direction Emulate DTE	Signal Direction Emulate DCE	Active (TTL)
RI	4	Input	Output	High
DTR	5	Output	Input	High
DCD	6	Input	Output	High
DSR	7	Input	Output	High

While the handshaking lines are transparent to the data channel these I/O may also be used to transfer digital signals between to Free2movve devices running WU



Datasheet

5.1.3 Settings

The default settings allow the user to communicate via Bluetooth, without sending any configuration commands, as soon as a successful connection has been established. Information sent and received on the serial interface of the WU unit at 38400 bps is transmitted transparently between the two connected devices. The default settings are valid as long as the user has made no configuration.

When there is no Bluetooth connection established it is possible to configure the WU firmware via commands sent on the serial interface. All settings changed by the user are stored in persistent memory.

The following serial settings are used for configuration mode and are not configurable:

Parameter	Default Value
Baud rate	38400
Data bits	8
Parity	None
Stop bits	1
Hardware flow control	On

To be able to send commands to the Wireless UART firmware, it must be set in *Host Controlled Mode* (HCM). As previously described the Wireless UART firmware can only enter HCM when no Bluetooth connection is established.

Once entered HCM there are several commands that can be issued:

- Configuration commands
- Software / Hardware reboot
- Inquiry (search for Bluetooth devices in the neighborhood)
- Pairing (device security authentication and encryption)
- Advanced configuration commands
- SCO commands
- Information commands
- Control commands

Configuration Commands

There are several settings stored in the Wireless UART firmware that can be read and modified by using the configuration commands.

Examples of these settings are:

- Local Bluetooth name
- Local SDP-service name
- Operating mode
- Serial port settings
- Bluetooth security settings (authentication, encryption)

There are two normal operating modes:

- Connecting mode Bluetooth master
- Endpoint mode Bluetooth slave

In Connecting mode the Wireless UART firmware will continuously try to establish a Bluetooth connection to a specified remote Bluetooth device in the neighborhood (Bluetooth master).

In Endpoint mode the Wireless UART firmware may accept connections from remote Bluetooth devices. A connection request will be accepted when the specified rules are fulfilled (Bluetooth slave).



Datasheet

Software / Hardware Reboot

This option gives the ability to be able to reboot the module via software commands.

Inquiry

Search for other Bluetooth devices in the neighborhood.

There are three configuration parameters:

- How many seconds the search should be active
- A filter, used when searching for devices of as certain class
- The possibility to include the Bluetooth name of the discovered devices

Pairing

When authentication is enabled, the devices must be paired before a successful connection can be established.

The Wireless UART firmware can either initiate pairing with a remote device or accept pairing requests.

During a pairing PIN codes are exchanged between the local and remote device. A successful pairing requires identical PIN codes. The result of the pairing attempt will be returned to the Host. If pairing was successful, a unique link key has been generated and saved in non-volatile memory. The link key is used in the connection establishment procedure for secure verification of the relationship between the paired devices.

The Wireless UART firmware allows the user to be paired with one device at a time. The last pin code entered and link key generated are saved.

Advanced configuration

Includes among others commands for enabling power save modes (sniff/park), fine tune performance, enabling modem emulation and changing transmit power.

SCO commands

Makes it possible to establish full duplex voice connections between two WU units.



5.1.4 Performance

The WU firmware is a complete on-chip application; limited resources restrict the maximum throughput. The table below shows the maximum achieved throughput when streaming data between two connected WU v3.00 devices at close range.

Direction	Baud Rate	Maximum Throughput (kbit/s (throughput mode))	Maximum Throughput (kbit/s) (latency mode)
Master to Slave	57600	~57.6	~57.6
Slave to Master	57600	~57.6	~57.6
Full duplex	57600	~57.6	~50.5
Master to Slave	115200	~115.1	~93.9
Slave to Master	115200	~115.1	~79.6
Full duplex	115200	~114.5	~42.0
Master to Slave	230400	~223.1	~158.0
Slave to Master	230400	~221.4	~117.7
Full duplex	230400	~172.7	~86.2
Master to Slave	460800	~228.6	~206.7
Slave to Master	460800	~222.7	~154.1
Full duplex	460800	~173.3	~109.8
Master to Slave	921600	~240.1	~235.7
Slave to Master	921600	~235.4	~186.0
Full duplex	921600	~174.7	~150.5


5.1.5 Configuration software

When purchasing the Free2move Bluetooth evaluation kit, a Windows application than can be used to configure your Wireless UART modules is included.



5.2 Onboard application

When using the onboard application firmware option no external host processor is needed. All software layers, including application software, run on the internal RISC processor. The application runs in a protected user software execution environment known as a Virtual Machine (VM).



Embedded Single-Processor Architecture

Free2move provides the service to implement he user specified functionality on the Bluetooth module. The application software will execute together with the Bluetooth stack firmware on-chip. The application is able to make calls to the firmware for various operations.

The execution environment is structured so the user application does not adversely affect the stack software routines, thus ensuring that the Bluetooth stack software component does not need re-qualification when the application is changed.

Using the VM and the user is able to get specific applications such as a cordless headset or other profiles without the requirement of a host controller.




DataShee

5.3 Headset

Headset functionality is one implementation of the onboard application possibility. The Free2move headset firmware is available in a standard version, which is implemented to be adaptable to fit your specific requirements and needs. Adaptations may include the user interface as buttons and LEDs, but also more advanced functionality changes.

The headset firmware provides the functionality required as stated in Bluetooth Profiles Specification, volume 2, v1.1, 22 February 2001, Part K6 for a Bluetooth headset. It provides the headset part of that functionality.



Embedded Single-Processor Architecture

Additional Functionality to Headset Profile

The firmware extends the standard headset functionality with the following features:

- Remote audio volume control (listed as optional in the profile)
- Park mode supported (listed as optional in the profile)
- Sniff mode supported (not listed in the profile)
- Muting of microphone under headset control (not listed in the profile)
- Playing of arbitrary tones (not listed in the profile)

Headset Buttons

Three buttons are used by the standard Headset firmware implementation:

PIO	Signal Direction	Active (TTL)	Description
4	Input	High	Talk button (Answer and initiate calls)
5	Input	High	Volume down
7	Input	High	Volume up



Datasheet

LED

PIO	Signal Direction	Active (TTL)	Description
2	Output	High	Used for indicate connection state
3	Output	High	Used for indicate paring mode


Other I/O

PIO	Signal Direction	Active (TTL)	Description
6	Input	High	ON/OFF (The headset to goes into deep sleep)
TBD	Output	High	CODEC, Is driven high to enable the codec and low to power it down (Not needed in F2M03AC2, may instead be used to bias the microphone)



5.4 HCI

In this implementation the internal processor of the module runs the Bluetooth stack up to the Host Controller Interface (HCI) as specified in the Bluetooth specification V1.1. The external host processor must provide all upper Bluetooth stack layers.



Standard Two-Processor Architecture

5.4.1 Standard Bluetooth Functionality

The firmware has been written against the Bluetooth Core Specification v1.1.

- Bluetooth components: Baseband (including LC), LM and HCI
- Standard USB (v1.1) and UART (H4) HCI Transport Layers
- All standard radio packet types
- Full Bluetooth data rate, up to 723.2 kb/s asymmetric⁽¹⁾
- Operation with up to seven active slaves⁽¹⁾
- Operation with up to three SCO links, routed to one or more slaves
- Maximum number of simultaneous active ACL connections: 7⁽²⁾
- Maximum number of simultaneous active SCO connections: 3⁽²⁾
- Role switch: can reverse Master/Slave relationship
- All standard SCO voice codings, plus "transparent SCO"
- Standard operating modes: Page, Inquiry, Page-Scan and Inquiry-Scan
- All standard pairing, authentication, link key and encryption operations
- Standard Bluetooth power saving mechanisms: Hold, Sniff and Park modes, including "Forced Hold"
- Dynamic control of peers' transmit power via LMP
- Master/Slave switch
- Broadcast
- Channel quality driven data rate (CQDDR)
- All standard Bluetooth Test Modes
- Standard firmware upgrade via USB (DFU)

Note:

⁽¹⁾Maximum allowed by Bluetooth specification v1.1.

⁽²⁾F2M03 supports all combinations of active ACL and SCO channels for both Master and Slave operation, as specified by the Bluetooth specification v1.1.



5.4.2 Extra Functionality

The firmware extends the standard Bluetooth functionality with the following features:

- Supports BlueCore Serial Protocol (BCSP) a proprietary, reliable alternative to the standard Bluetooth (H4) UART Host Transport.
- Provides a set of approximately 50 manufacturer-specific HCI extension commands. This command set (called BCCMD "BlueCore Command") provides:
 - Access to the module's general-purpose PIO port
 - Access to the module's Bluetooth clock this can help transfer connections to other Bluetooth devices.
 - o The negotiated effective encryption key length on established Bluetooth links
 - o Access to the firmware's random number generator
 - Controls to set the default and maximum transmit powers these can help to reduce interference between overlapping, fixed-location piconets
 - Dynamic UART configuration
 - Radio transmitter enable/disable a simple command connects to a dedicated hardware switch that determines whether the radio can transmit.
- The firmware can read the voltage on a pair of the module's external pins (normally used to build a battery monitor, using either VM or host code).
- A block of BCCMD commands provides access to the module's Persistent Store (PS) configuration database. The database sets the device's Bluetooth address, Class of Device, radio (transmit class) configuration, SCO routing, LM, USB and DFU constants, etc.
- A UART "break" condition can be used in three ways:
 - Presenting a UART break condition to the module can force the module to perform a hardware reboot.
 - Presenting a break condition at boot time can hold the module in a low power state, preventing normal initialisation while the condition exists.
 - With BCSP, the firmware can be configured to send a break to the host before sending data normally used to wake the host from a Deep Sleep state.
- The DFU standard has been extended with public/private key authentication, allowing manufacturers to control the firmware that can be loaded onto their Bluetooth modules.
- A modified version of the DFU protocol allows firmware upgrade via the module's UART.
- A block of "radio test" or Built-In Self-Test (BIST) commands allows direct control of the module's radio. This aids the development of modules' radio designs and can be used to support Bluetooth qualification.
- Virtual Machine (VM). The VM allow development of customer applications on the module. Although the VM is mainly used with "RFCOMM builds" (alternative firmware builds providing L2CAP, SDP and RFCOMM), the VM can be used with this build to perform simple tasks such as flashing LEDs via the module's PIO port.
- Hardware low power modes: Shallow Sleep and Deep Sleep. The module drops into modes that significantly reduce power consumption when the software goes idle.
- SCO channels are normally routed over HCI (over BCSP). However, up to three SCO channels can be routed over the module's single PCM port (at the same time as routing any other SCO channels over HCI).




Class 1 Bluetooth[™] module - F2M03C1

Datasheet

5.5 RFCOMM Stack

In this firmware version the upper layers of the Bluetooth stack up to RFCOMM are run onboard the module. This reduces host-side software and hardware requirements at the expense of some of the power and flexibility of the HCl only stack.



Embedded Two-Processor Architecture

The RFCOMM firmware exposes APIs (application programming interface) to L2CAP, Service Discovery Protocol (SDP), RFCOMM and Device Manager (DM) functionality. Background information on Bluetooth and its upper layers can be found in the Bluetooth specification v1.1. The firmware also contains a Virtual Machine (VM), which may be used to develop customer applications on the module.

Two variants of this firmware are provided; one supports the BlueCore Serial Protocol (BCSP) transport protocol and the other supports the Bluetooth UART (Universal Asynchronous Receiver Transmitter) H4 protocol.

Note:

RFCOMM firmware does not expose the Host Controller Interface (HCI) and is, therefore, not suitable for use with third party stacks.

5.5.1 Key Features of the RFCOMM Stack

Interfaces to Host

- RFCOMM, an RS-232 serial cable emulation protocol
- SDP, a service database look-up protocol

Connectivity

- Maximum number of active slaves: 3
- Maximum number of simultaneous active ACL connections: 3
- Maximum number of simultaneous active SCO connections: 3
- Data Rate: up to 350 Kb/s

Security

• Full support for all Bluetooth security features up to and including strong (128-bit) encryption.

Power Saving

• Full support for all Bluetooth power saving modes (Park, Sniff and Hold).



Datasheet

Data Integrity


- Channel quality driven data rate (CQDDR) increases the effective data rate in noisy environments.
- Received signal strength indication (RSSI) used to minimise interference to other radio devices using the ISM band.



Device terminal description 6

6.1 **UART Interface**

The F2M03 Bluetooth module's Universal Asynchronous Receiver Transmitter (UART) interface provides a simple mechanism for communicating with other serial devices using the RS232 standard⁽¹⁾.



Universal Asynchronous Receiver

Four signals are used to implement the UART function, as shown in the figure above. When F2M03 is connected to another digital device, UART RX and UART TX transfer data between the two devices. The remaining two signals, UART CTS and UART RTS, can be used to implement RS232 hardware flow control where both are active low indicators. All UART connections are implemented using CMOS technology and have signalling levels of 0V and VDD. UART configuration parameters, such as Baud rate and packet format, are set by Free2move firmware.

Note:

In order to communicate with the UART at its maximum data rate using a standard PC, an accelerated serial port adapter card is required for the PC.

(1) Uses RS232 protocol but voltage levels are 0V to VDD, (requires external RS232 transceiver IC)


Par	ameter	Possible Values
	Minimum	1200 Baud (≤2%Error)
Baud Rate		9600 Baud (≤1%Error)
	Maximum	1.5MBaud (≤1%Error)
Flow Control		RTS/CTS or None
Parity		None, Odd or Even
Number of Stop B	its	1 or 2
Bits per channel		8

Possible UART Settings



Datasheet

The UART interface is capable of resetting the Free2move module upon reception of a break signal. A Break is identified by a continuous logic low on the UART_RX terminal, as shown in figure below. If tBRK is longer than a special value, defined by the Free2move firmware a reset will occur. This feature allows a host to initialise the system to a known state. Also, the F2M03 can emit a Break character that may be used to wake the Host. This is subject to firmware support, contact Free2move for more information.



Break signal



Datasheet

6.2 USB Interface

F2M03 USB devices contain a full-speed (12Mbits/s) USB interface, capable of driving a USB cable directly. No external USB transceiver is required. The device operates as a USB peripheral, responding to requests from a master host controller such as a PC. Both the OHCI and the UHCI standards are supported. The set of USB endpoints implemented behave as specified in the USB section of the Bluetooth specification v1.1, part H2. As USB is a master-slave orientated system, F2M03 only supports USB slave operation.

6.2.1 USB Data Connections

The USB data lines emerge as pins USB_DP (USB_D+) and USB_DN (USB_D-) on the package. These terminals are connected to the internal USB I/O buffers of F2M03 and therefore have low output impedance. To match the connection to the characteristic impedance of the USB cable, series resistors must be connected to both USB_D+ and USB_D- (valid for F2M03C1 only).

6.2.2 USB Pull-up Resistor

F2M03 features an internal USB pull-up resistor. This pulls the USB_DP pin weakly high when F2M03 is ready to enumerate. It signals to the PC that it is a full-speed (12Mbit/s) USB device.


The USB internal pull-up is implemented as a current source, and is compliant with 7.1.5 of the USB specification v1.1. The internal pull-up pulls USB DP high to at least 2.8V when loaded with a $15k\Omega$ -5% pull-down resistor (in the hub/host) (when VDD=3.1V). This presents a thevenin resistance to the host of at least 900 ohms. Alternatively, an external 1.5kO pull-up resistor can be placed between a PIO line and DP on the USB cable. The firmware must be alerted to which mode is used (contact Free2move). The default setting uses the internal pull-up resistor.

6.2.3 Power Supply

The minimum output high voltage for USB data lines is 2.8V. To safely meet the USB specification, the voltage on terminals must be an absolute minimum of 3.1V. Free2move recommends 3.3V for optimal USB signal quality.

6.2.4 Self-Powered Mode

In self-powered mode, the circuit is powered from its own power supply and not from the VBUS (5V) line of the USB cable. It draws only a small leakage current (below 0.5mA) from VBUS on the USB cable. This is the easier mode for which to design for, as the design is not limited by the power that can be drawn from the USB hub or root port. However, it requires that VBUS be connected to F2M03 via a resistor network (Rvb1 and Rvb2), so F2M03 can detect when VBUS is powered up. F2M03 will not pull USB_D+ high when VBUS is off.



Connections to F2M03 for Self-Powered Mode

The terminal marked USB_ON can be any free PIO pin. The PIO pin selected must be registered by settings in firmware (contact Free2move) to the corresponding pin number




6.2.5 Bus-Powered Mode

In bus-powered mode the application circuit draws its current from the 5V VBUS supply on the USB cable. F2M03 negotiates with the PC during the USB enumeration stage about power consumption.

When selecting a regulator, be aware that VBUS may go as low as 4.4V. The inrush current (when charging reservoir and supply decoupling capacitors) is limited by the USB specification (see USB 1.1 specification, section 7.2.4.1). Some applications may require soft-start circuitry to limit inrush current if more than 10μ F is present between VBUS and GND.

The 5V VBUS line emerging from a PC is often electrically noisy. As well as regulation down to 3.3V and 1.8V, applications should include careful filtering of the 5V line to attenuate noise that is above the voltage regulator's bandwidth. Excessive noise on the 1.8V supply to the supply pins of F2M03 may result in reduced receive sensitivity and a distorted transmit signal.



Connections to F2M03 for Bus-Powered Mode

Identifier	Value	Function
R _s	27Ω nominal	Impedance matching to USB cable
R _{vb1}	47kΩ-5%	VBUS ON sense divider
R _{vb2}	22kΩ - 5%	VBUS ON sense divider

USB Interface Component Values

Note:

USB_ON is shared with F2M03's PIO terminals.



6.2.6 Suspend Current


USB devices that run off VBUS must be able to enter a suspended state, whereby they consume less that 0.5mA from VBUS. The voltage regulator circuit itself should draw only a small quiescent current (typically less than 100μ A) to ensure adherence to the suspend-current requirement of the USB specification. This is not normally a problem with modern regulators. Ensure that external LEDs can be turned off by F2M03. The entire circuit must be able to enter the suspend mode.

6.2.7 Detach and Wake_Up Signalling

F2M03 can provide out-of-band signalling to a host controller by using the dedicated control lines called 'USB_DETACH' and 'USB_WAKE_UP'. These are outside the USB specification (no wires exist for them inside the USB cable), but can be useful when embedding F2M03 into a circuit where no external USB is visible to the user. Both control lines are shared with PIO pins and can be assigned to any PIO pin by firmware settings (contact Free2move)

USB_DETACH, is an input which, when asserted high, causes F2M03 to put USB_D- and USB_D+ in a high-impedance state and to 1.5kO pull-up resistor on USB_D+. This detaches the device from the bus and is logically equivalent to unplugging the device. When USB_DETACH is taken low, F2M03 will connect back to USB and await enumeration by the USB host.

USB_WAKE_UP, is an active high output (used only when USB_DETACH is active) to wake up the host and allow USB communication to recommence. It replaces the function of the software USB WAKE_UP message (which runs over the USB cable proper), and cannot be sent while F2M03 is effectively disconnected from the bus.



USB_DETACH and USB_WAKE_UP Signal

6.2.8 USB Driver

A USB Bluetooth device driver is required to provide a software interface between F2M03 and Bluetooth applications running on the host.



Datasneet

6.2.9 USB 1.1 Compliance

The Bluetooth chip on the F2M03 is qualified to the USB specification v1.1, details of which are available from http://www.usb.org. The specification contains valuable information on aspects such as PCB track impedance, supply inrush current and product labelling.

Although F2M03's Bluetooth chip meets the USB specification, Free2move cannot guarantee that an application circuit designed around the chip is USB compliant. The choice of application circuit, component choice and PCB layout all affect USB signal quality and electrical characteristics. The information in this document is intended as a guide and should be read in association with the USB specification, with particular attention being given to Chapter 7. Independent USB qualification must be sought before an application is deemed USB compliant and can bear the USB logo. Such qualification can be obtained from a USB plugfest or from an independent USB test house.

Terminals USB_DP and USB_DN adhere to the USB specification 1.1 (Chapter 7) electrical requirements. For ac and dc specifications for terminals USB_DETACH, USB_WAKE_UP, USB_PULL_UP and USB_ON, refer to section PIO specification.

6.2.10 2.0 Compatibility

F2M03 is compatable with USB specification 2.0 masters; under these circumstances the two ends agree the mutually acceptable rate of 12Mbits/s according to the USB 2.0 specification.



Datasheet

6.3 Serial Peripheral Interface

F2M03 is a slave device that uses terminals SPI_MOSI, SPI_MISO, SPI_CLK and SPI_CSB. This interface is used for program emulation/debug and IC test. It is also the means by which the F2M03 flash may be programmed, before any 'boot' program is loaded.

Note:

The designer should be aware that no security protection is built into the hardware or firmware associated with this port, so the terminals should not be permanently connected in a PC application. This interface is not a user interface and only used for initial download and configuration by Free2move.



Datasheet

6.4 PCM

Pulse Code Modulation (PCM) is the standard method used to digitise human voice patterns for transmission over digital communication channels. Through its PCM interface, F2M03 has hardware support for continual transmission and reception of PCM data, thus reducing processor overhead for wireless headset and other audio applications. F2M03 offers a bi-directional digital audio interface that routes directly into the baseband layer of the on-chip firmware. It does not pass through the HCI protocol layer.

Hardware on F2M03 allows the data to be sent to and received from a SCO connection. Up to three SCO connections can be supported by the PCM interface at any one time⁽¹⁾

F2M03 can operate as the PCM interface Master generating an output clock of 128, 256 or 512kHz. When configured as PCM interface slave it can operate with an input clock up to 2048kHz. F2M03 is compatible with a variety of clock formats, including Long Frame Sync, Short Frame Sync and GCI timing environments.

It supports 13 or 16-bit linear, 8-bit p-law or A-law companded sample formats at 8ksamples/s and can receive and transmit on any selection of three of the first four slots following PCM_SYNC. The PCM configuration options are enabled by firmware settings (contact Free2move).

F2M03 interfaces directly to PCM audio devices includes the following: Qualcomm MSM 3000 series and MSM 5000 series CDMA baseband devices OKI MSM7705 four channel A-law and p-law CODEC Motorola MC145481 8-bit A-law and μ-law CODEC Motorola MC145483 13-bit linear CODEC


F2M03 is also compatible with the Motorola SSITM interface

Note:

⁽¹⁾ Subject to firmware support, contact Free2move for current status.


6.4.1 PCM Interface Master/Slave

When configured as the Master of the PCM interface, F2M03 generates PCM_CLK and PCM_SYNC.



F2M03 as PCM Interface Master

When configured as the Slave of the PCM interface, F2M03 accepts PCM_CLK rates up to 2048kHz




F2M03 as PCM Interface Master



6.4.2 Long Frame Sync

Long Frame Sync is the name given to a clocking format that controls the transfer of PCM data words or samples. In Long Frame Sync, the rising edge of PCM_SYNC indicates the start of the PCM word. When F2M03 is configured as PCM Master, generating PCM_SYNC and PCM_CLK, then PCM_SYNC is 8-bits long. When F2M03 is configured as PCM Slave, PCM_SYNC may be from two consecutive falling edges of PCM_CLK to half the PCM_SYNC rate (i.e., 62.5µs) long.




Long Frame Sync (Shown with 8-bit Companded Sample)

F2M03 samples PCM_IN on the falling edge of PCM_CLK and transmits PCM_OUT on the rising edge. PCM_OUT may be configured to be high impedance on the falling edge of PCM_CLK in the LSB position or on the rising edge.

6.4.3 Short Frame Sync

In Short Frame Sync the falling edge of PCM_SYNC indicates the start of the PCM word. PCM_SYNC is always one clock cycle long.



Short Frame Sync (Shown with 16-bit Sample)

As with Long Frame Sync, F2M03 samples PCM_IN on the falling edge of PCM_CLK and transmits PCM_OUT on the rising edge. PCM_OUT may be configured to be high impedance on the falling edge of PCM_CLK in the LSB position or on the rising edge



Class 1 Bluetooth[™] module - F2M03C1

Datasheet

6.4.4 Multi-Slot Operation


More than one SCO connection over the PCM interface is supported using multiple slots. Up to three SCO connections can be carried over any of the first four slots.

LONG PCM_SYNC																		
Or																		
SHORT PCM_SYNC																		
PCM_CLK		Π	ΠΙ						ΠΙ	ור	ור	ור	ור	ור		ΠΙ		חחר
															_			
PCM_OUT		1	2	3	4	5	6	7	8	1	2	3	4	5	6	7	8	
PCM IN	Do Not Care	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7	8	Do Not Care
-		-																

Multi-slot Operation with Two Slots and 8-bit Companded Samples

6.4.5 GCI Interface

F2M03 is compatible with the General Circuit Interface, a standard synchronous 2B+D ISDN timing interface. The two 64Kbps B channels can be accessed when this mode is configured. In the GCI interface two clock cycles are required for each bit of the voice sample. The voice sample format is 8-bit companded. As for the standard PCM interface up to 3 SCO connections can be carried over the first four slots.



GCI Interface


The start of frame is indicated by PCM SYNC and runs at 8kHz. With F2M03 in Slave mode, the frequency of PCMCLK can be up to PCM_SYNC In order to configure the PCM interface to work in GCI mode it is necessary to have the correct firmware support (contact Free2move)



6.4.6 Slots and Sample Formats

F2M03 can receive and transmit on any selection of the first four slots following each sync pulse. Slot durations can be either 8 or 16 clock cycles. Durations of 8 clock cycles may only be used with 8-bit sample formats. Durations of 16 clocks may be used with 8, 13 or 16-bit sample formats.

F2M03 supports 13-bit linear, 16-bit linear and 8-bit p-law or A-law sample formats. The sample rate is 8ksamples/s. The bit order may be little or big endian. When 16-bit slots are used, the 3 or 8 unused bits in each slot may be filled with sign extension, padded with zeros or a programmable 3-bit audio attenuation compatible with some Motorola CODECs.



6.4.7 Additional Features

F2M03 has a mute facility that forces PCM_OUT to be 0. In Master mode, PCM_SYNC may also be forced to 0 while keeping PCM_CLK running (which some CODECS use to control power-down)




6.4.8 PCM Timing Information

PCM Master Timing

Symbol	Parameter	Min ⁽¹⁾	Тур	Max ⁽²⁾	Unit
f _{mclk}	PCMCLK frequency	-	128 256 512	-	kHz
-	PCM_SYNC frequency	-	8		kHz
t _{mclkh} ⁽¹⁾	PCM_CLK high	980	-	-	ns
t _{mclk} I ⁽¹⁾	PCM_CLK low	730	-		ns
t _{dmclksynch}	Delay time from PCM_CLK high to PCM_SYNC high	-	-	20	ns
t _{dmclkpout}	Delay time from PCM_CLK high to valid PCM_OUT	-	-	20	ns
t _{dmclklsyncl}	Delay time from PCM_CLK low to PCM_SYNC low (Long Frame Sync only)	-	-	20	ns
t _{dmclkhsyncl}	Delay time from PCM_CLK high to PCM_SYNC low	-	-	20	ns
t _{dmclklpoutz}	Delay time from PCM_CLK low to PCMOUT high impedance	-	-	20	ns
t _{dmclkhpoutz}	Delay time from PCM CLK high to PCMOUT high impedance	-	-	20	ns
t _{supinclkl}	Set-up time for PCM_IN valid to PCM_CLK low	30	-	-	ns
t _{hpinclkl}	Hold time for PCM_CLK low to PCM_IN invalid	30	-	-	ns
tr	Edge rise time (C ₁ = 50 pf, 10-90 %)	-	-	15	ns
ï,	Edge fall time (C ₁ = 50 pf, 10-90 %)	-	-	15	ns


Note: ⁽¹⁾ Assumes normal system clock operation. Figures will vary during low power modes, when system clock speeds are reduced. ⁽²⁾ Valid for temperatures between -40°C and +105°C



PCM	Slave	Tim	ina
	Oluve		'''y

Symbol	Parameter	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
f _{sclk}	PCM clock frequency (Slave mode: input)	64	-	2048	kHz
f _{sclk}	PCM clock frequency (GCI mode)	128	-	4096	kHz
t _{sciki}	PCM_CLK low time	200	-	-	ns
t _{sclkh}	PCM_CLK high time	200	-	-	ns
thsclksynch	Hold time from PCM_CLK low to PCM_SYNC high	30	-	-	ns
t _{susciksynch}	Set-up time for PCM_SYNC high to PCM_CLK low	30	-	-	ns
t _{dpout}	Delay time from PCM_SYNC or PCM_CLK whichever is later, to valid PCM_OUT data (Long Frame Sync only)	-	-	20	ns
t _{dscikhpout}	Delay time from CLK high to PCM_OUT valid data	-	-	20	ns
t _{dpoutz}	Delay time from PCM_SYNC or PCM_CLK low, whichever is later, to PCM_OUT data line high impedance	-	-	20	ns
t _{supinsclkl}	Set-up time for PCM_IN valid to CLK low	30	-	-	ns
thpinsclkl	Hold time for PCM_CLK low to PCM_IN invalid	30	-		ns
tr	Edge rise time (CI = 50 pF, 10-90 %)	-	-	15	ns
T _f	Edge fall time (CI = 50 pF, 10-90 %)	-	-	15	ns

Note: $^{(1)}$ Valid for temperatures between -40°C and +105°C





Class 1 Bluetooth[™] module - F2M03C1

Datasheet

6.5 PIO

The Parallel Input Output (PIO) Port is a general-purpose I/O interface to F2M03. The port consists of eight programmable, bi-directional I/O lines, PIO[7:0].

Programmable I/O lines can be accessed either via an embedded application running on F2M03 or via private channel or manufacturer-specific HCI commands.

PIO[0]/RXEN

This is a terminal which is used to control the radio front end receive switch. (Included for compatibility with F2M03C2). Shall not be connected

PIO[1]/TXEN

This is a terminal which is used to control the radio front end transmit switch. (Included for compatibility with F2M03C2). Shall not be connected

PIO[2]/USB_PULL_UP⁽¹⁾

This is a multifunction terminal. The function depends on whether F2M03 is a USB or UART capable version. On UART versions, this terminal is a programmable I/O. On USB versions, it can drive a pull-up resistor on USB_D+.

PIO[3]/USB_WAKE_UP⁽¹⁾

This is a multifunction terminal. On UART versions of F2M03 this terminal is a programmable I/O. On USB versions, its function is selected by firmware settings, either as a programmable I/O or as a USB_WAKE_UP function.

PIO[4]/USB ON (1)

This is a multifunction terminal. On UART versions of F2M03 this terminal is a programmable I/O. On USB versions, the USB_ON function is also selectable (see USB Interface section 9.6).

PIO[5]/USB_DETACH⁽¹⁾

This is a multifunction terminal. On UART versions of F2M03 this terminal is a programmable I/O. On USB versions, the USB_DETACH function is also selectable (see USB Interface section 9.6).

PIO[6] Programmable I/O terminal.

PIO[7]

Programmable I/O terminal.

Note:

⁽¹⁾ USB functions can be software mapped to any PIO terminal (contact Free2move).

Datasheet

6.6 **Power Supplies**

VDD Power for the F2M03

VDD_PA Power for power amplifier. Can be connected to same power supply as VDD.

GND Ground for F2M03

NC

To guarantee correct operation, NC must not be connected externally. Free2move recommends that unconnected terminals be placed on unconnected pads to ensure mechanical robustness.

RESET


Free2move recommend the RESET to be connected to an external micro controller or reset circuit. It is recommended that RESET is applied for a period greater than 5ms.

At reset the digital I/O pins are set to inputs for bi-directional pins and outputs are tristated. The PIOs have weak pull-downs.



7 Application information

The module uses edge pads for soldering. This makes it possible to solder the module both on an automatic solder line as well as manually. Recommended pad layout is shown in figure below.



Recommended pad layout



A typical application schematic is shown in the figure below.

The module must be provided with a clean power from a LDO with fast transient response. The XC6209B332 from TOREX is a good choice.

All capacitors in the schematic are ceramic and must be mounted as close as possible to its respectively IC.


The module must be start up with a reset. This can be done either with a reset-circuit such as the DS1817 from Dallas-semiconductor or using an I/O from a microcontroller. Reset cannot be done with a R-C network.

Layout tips:

All GND pads must be connected directly to a flooded ground-plane. If more then one ground layer is used then make a good connection between them using many via holes. VDD and VDD_PA should be connected to the LDO using a wide trace. The PCM signals should be routed with close proximity to a ground plane. For more details it is highly recommended to read the MC145483-datasheet from Motorola.

The RF pin has an impedance of 50Ω . It is of most importance that the wire or stripe line (wave guide) to the antenna is correctly matched to 50Ω , for more details see application notes about antenna design from Free2move


For more application information consult available application notes or contact Free2move.



Typical application schematic



8 Package information




Package information



9 Tape information

TAPE DETAILS





10 Ordering information

The F2M03C1 is available for delivery in volumes.

Part nr:	Description
F2M03C1	Class 1 module (Always use t three postfix with three signs for correct software)
F2M03C1 001	Class 1 Bluetooth module with Wireless UART firmware (followed by three letters indicating version number e.g. F2M03C1-001-R1D) When not indicating version number e.g. R1D the latest available version will be delivered.

For correct part numbers for your firmware contact Free2move.

Please use our website: <u>www.free2move.se</u> for more information about local distributors and dealers.



11 Document References

Document References	Version	
Specification of the Bluetooth system	v1.1, 22 February 2001	
Universal Serial Bus Specification	v1.1, 23 September 1998	



Class 1 Bluetooth[™] module - F2M03C1

Datasheet

12 Acronyms and definitions

Term:	Definition:
Bluetooth	A set of technologies providing audio and data transfer over short-range radio
ACL	Asynchronous Connection-Less. A Bluetooth data packet.
AC	Alternating Current
A-law	Audio encoding standard
API	Application Programming Interface
BCSP	BlueCore™ Serial Protocol
BER	Bit Error Rate. Used to measure the quality of a link
C/I	Carrier Over Interferer
CMOS	Complementary Metal Oxide Semiconductor
CODEC	Coder Decoder
CPU	Central Processing Unit
CQDDR	Channel Quality Driven Data Rate
CTS	Clear to Send
CVSD	Continuous Variable Slope Delta Modulation
DAC	Digital to Analogue Converter
dBm	Decibels relative to 1mW
DC	Direct Current
DFU	Device Firmware Upgrade
GCI	General Circuit Interface. Standard synchronous 2B+D ISDN timing interface
HCI	Host Controller Interface
Host	Application's microcontroller
Host Controller	Bluetooth integrated chip
HV	Header Value
ISDN	Integrated Services Digital Network
ISM	Industrial, Scientific and Medical
ksamples/s	kilosamples per second
L2CAP	Logical Link Control and Adaptation Protocol (protocol layer)
LC	Link Controller
LSB	Least-Significant Bit
p-law	Encoding standard
MISO	Master In Serial Out
OHCI	Open Host Controller Interface
PA	Power Amplifier
PCB	Printed Circuit Board
PCM	Pulse Code Modulation. Refers to digital voice data
PIO	Parallel Input Output
RAM	Random Access Memory
RF	Radio Frequency
RFCOMM	Protocol layer providing serial port emulation over L2CAP
RISC	Reduced Instruction Set Computer
RSSI	Receive Signal Strength Indication
RTS	Ready To Send
RX	Receive or Receiver
SCO	Synchronous Connection-Oriented. Voice oriented Bluetooth packet
SDP	Service Discovery Protocol
SIG	Special Interest Group
SPI	Serial Peripheral Interface
SPP	Serial Port Profile
TBD	To Be Defined
TX	Transmit or Transmitter
UART	Universal Asynchronous Receiver Transmitter
USB	Universal Serial Bus or Upper Side Band (depending on context)
VM	Virtual Machine
www	world wide web



Contact information

For support questions please contact your local dealer For other purposes use: info@free2move.se Website: www.free2move.se

Local dealer/distributor



The information given herein includes text, drawings, illustrations and schematics that are believed to be reliable. However, Free2move makes no warranties as to its accuracy or completeness and disclaims any liability in connection with its use. Free2move will in no case be liable for any incidental, indirect or consequential damages arising out of sale, resale, use or misuse of the product. Users of Free2move products should make their own evaluation to determine the suitability of each such product for the specific application.

Trademarks, Patents and Licenses BlueCoreTM, is a trademark of CSR Ltd. BluetoothTM and the Bluetooth logos are trademarks owned by Bluetooth SIG Inc, USA and licensed to Free2move.

Windows is a registered trademark of the Microsoft Corporation.

I2C[™] is a trademark of Philips Corporation.

All other product, service and company names are trademarks, registered trademarks or service marks of their respective owners.