May 1998

# FDS8936A Dual N-Channel Enhancement Mode Field Effect Transistor

### **General Description**

SO-8 N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

## Features


- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.

so	DT-23 SuperSOT <sup>™</sup> -6	SuperSOT <sup>™</sup> -8	SO-8	SOT-223	SOIC-16	
	G1	G2	5 6 7 8		4	
	SO-8 <sup>pin 1</sup> S1		0		1	
	ute Maximum Ratings $T_A = 2$	25°C unless otherwise no		FDS8936A		
ymbol	ute Maximum Ratings $T_A = 2$	25°C unless otherwise no		FDS8936A 30		
<b>ymbol</b>	ute Maximum Ratings T <sub>A</sub> = 2	25°C unless otherwise no				
<b>ymbol</b>	ute Maximum Ratings T <sub>A</sub> = 2 Parameter Drain-Source Voltage	25°C unless otherwise no		30	Units	
ymbol	Ute Maximum Ratings     T <sub>A</sub> = 2       Parameter     Drain-Source Voltage       Gate-Source Voltage			30 ±20	Units V V	
ymbol DSS GSS	Ute Maximum Ratings     T <sub>A</sub> = 2       Parameter       Drain-Source Voltage       Gate-Source Voltage       Drain Current - Continuous	(Note 1a)		30 ±20 6	Units V V	
ymbol DSS GSS	Ute Maximum Ratings     T <sub>A</sub> = 2       Parameter     Drain-Source Voltage       Gate-Source Voltage     Drain Current - Continuous       - Pulsed	(Note 1a)		30 ±20 6 20	Units V V A	
ymbol DSS GSS	Ute Maximum Ratings     T <sub>A</sub> = 2       Parameter     Drain-Source Voltage       Gate-Source Voltage     Drain Current - Continuous       - Pulsed     Power Dissipation for Dual Operation	(Note 1a)		30 ±20 6 20 2	Units V V A	
ymbol DSS GSS	Ute Maximum Ratings     T <sub>A</sub> = 2       Parameter     Drain-Source Voltage       Gate-Source Voltage     Drain Current - Continuous       - Pulsed     Power Dissipation for Dual Operation	(Note 1a)		30 ±20 6 20 2 1.6	Units V V A	
ymbol DSS GSS D	Ute Maximum Ratings     T <sub>A</sub> = 2       Parameter     Drain-Source Voltage       Gate-Source Voltage     Drain Current - Continuous       - Pulsed     Power Dissipation for Dual Operation	(Note 1a) in ion (Note 1a) (Note 1b) (Note 1c)		30 ±20 6 20 2 1.6 1	Units V V A	
ymbol DSS GSS D J,T <sub>STG</sub>	Ute Maximum Ratings       T <sub>A</sub> = 2         Parameter       Drain-Source Voltage         Gate-Source Voltage       Drain Current - Continuous         - Pulsed       Power Dissipation for Dual Operation         Power Dissipation for Single Operation       Power Dissipation for Single Operation	(Note 1a) in ion (Note 1a) (Note 1b) (Note 1c)		30 ±20 6 20 2 1.6 1 0.9	Units Units V V A W U U U U U U U U U U U U U U U U U U	
ymbol DSS GSS D D J,T <sub>STG</sub>	Ute Maximum Ratings       T <sub>A</sub> = 2         Parameter       Drain-Source Voltage         Gate-Source Voltage       Drain Current - Continuous - Pulsed         Power Dissipation for Dual Operation       Power Dissipation for Single Operation         Power Dissipation for Single Operation       Power Dissipation for Single Operation         Operating and Storage Temperature       Power Dissipation	(Note 1a) ion (Note 1a) (Note 1b) (Note 1c) e Range		30 ±20 6 20 2 1.6 1 0.9	Units Units V V A W U U U U U U U U U U U U U U U U U U	

©1998 Fairchild Semiconductor Corporation

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAF	ACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 250 \mu A$		30			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_D = 250 \ \mu\text{A}$ , Referenced to	25°C		32		mV/ °C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$ $T_{J} = 55^{\circ}\text{C}$				1	μA
			$T_{J} = 55^{\circ}C$			10	μA
	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$				100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$				-100	nA
	CTERISTICS (Note 2)	·		•	•		
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		1	1.7	3	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold Voltage Temp. Coefficient	$I_{D}$ = 250 $\mu$ A, Referenced to	25°C		-4		mV/ºC
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 6 \text{ A}$			0.023	0.028	Ω
			T <sub>J</sub> =125°C		0.036	0.048	
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4.8 \text{ A}$	-		0.034	0.040	
l <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$		20			Α
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 V, I_{D} = 6 A$			19		S
DYNAMIC	CH ARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			650		pF
C <sub>oss</sub>	Output Capacitance				345		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				95		pF
SWITCHING	G CHARACTERISTICS (Note 2)						
t <sub>D(on)</sub>	Turn - On Delay Time	$V_{\rm DS} = 10  V,  I_{\rm D} = 1  {\rm A}$			8	16	ns
ţ	Turn - On Rise Time	$V_{GS} = 10 \text{ V}$ , $R_{GEN} = 6 \Omega$			14	25	
D(off)	Turn - Off Delay Time				23	37	
t <sub>r</sub>	Turn - Off Fall Time				9	18	
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = 10 V, I_{D} = 6 A,$			19	27	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V			3.2		
Q <sub>gd</sub>	Gate-Drain Charge				4.3		
DRAIN-SOL	JRCE DIODE CHARACTERISTICS AND MAX	KIMUM RATINGS					
l <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current				1.3	Α	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 1.3 A$ (Note 2)	)		0.7	1.2	V


1. R<sub>BM</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>BM</sub> is guaranteed by design while  $\mathrm{R}_{_{\theta^{CA}}}$  is determined by the user's board design.




a. 78°C/W on a 0.5 in<sup>2</sup> pad of 2oz copper.



Scale 1 : 1 on letter size paper 2. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.





#### TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. FAST<sup>®</sup> ACEx™ PACMAN™ SuperSOT™-3 Bottomless™ FASTr™ POP™ SuperSOT<sup>™</sup>-6 CoolFET™ GlobalOptoisolator™ PowerTrench ® SuperSOT<sup>™</sup>-8 QFET™ *CROSSVOLT*™ GTO™ SvncFET™ DenseTrench™ HiSeC™ QS™ TinyLogic™ UHC™ DOME™ ISOPLANAR™ QT Optoelectronics<sup>™</sup> **EcoSPARK™** LittleFET™ Quiet Series™ UltraFET<sup>®</sup> SILENT SWITCHER® VCX™ E<sup>2</sup>CMOS<sup>™</sup> MicroFET™ EnSigna™ SMART START™ MICROWIRE™ FACT™ **OPTOLOGIC™** Star\* Power™ OPTOPLANAR™ Stealth™ FACT Quiet Series<sup>™</sup>

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

#### Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production