



**Product data sheet** 

# 1. General description

The PCF8563 is a CMOS<sup>1</sup> Real-Time Clock (RTC) and calendar optimized for low power consumption. A programmable clock output, interrupt output, and voltage-low detector are also provided. All addresses and data are transferred serially via a two-line bidirectional I<sup>2</sup>C-bus. Maximum bus speed is 400 kbit/s. The register address is incremented automatically after each written or read data byte.

# 2. Features and benefits

- Provides year, month, day, weekday, hours, minutes, and seconds based on a 32.768 kHz quartz crystal
- Century flag
- Clock operating voltage: 1.0 V to 5.5 V at room temperature
- Low backup current; typical 0.25  $\mu$ A at V<sub>DD</sub> = 3.0 V and T<sub>amb</sub> = 25 °C
- 400 kHz two-wire I<sup>2</sup>C-bus interface (at V<sub>DD</sub> = 1.8 V to 5.5 V)
- Programmable clock output for peripheral devices (32.768 kHz, 1.024 kHz, 32 Hz, and 1 Hz)
- Alarm and timer functions
- Integrated oscillator capacitor
- Internal Power-On Reset (POR)
- I<sup>2</sup>C-bus slave address: read A3h and write A2h
- Open-drain interrupt pin

# 3. Applications

- Mobile telephones
- Portable instruments
- Electronic metering
- Battery powered products

<sup>1.</sup> The definition of the abbreviations and acronyms used in this data sheet can be found in <u>Section 18</u>.



# 4. Ordering information

Table 1.	Ordering	information
----------	----------	-------------

Type number	Package						
	Name	Description	Version				
PCF8563BS/4	HVSON10	plastic thermal enhanced very thin small outline package; no leads; 10 terminals; body $3 \times 3 \times 0.85$ mm	SOT650-1				
PCF8563T/5	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1				
PCF8563T/F4[1]	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1				
PCF8563TS/4[2]	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1				
PCF8563TS/5	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1				

[1] Not recommended for new designs. Replacement part is PCF8563T/5.

[2] Not recommended for new designs. Replacement part is PCF8563TS/5.


# 5. Marking

#### Table 2. Marking codes

Type number	Marking code
PCF8563BS/4	8563S
PCF8563T/5	PCF8563
PCF8563T/F4	8563T
PCF8563TS/4	8563
PCF8563TS/5	P8563


**PCF8563** 

# 6. Block diagram



# 7. Pinning information

# 7.1 Pinning



# 7.2 Pin description

#### Table 3. Pin description

Symbol	Pin		Description
	SO8, TSSOP8	HVSON10	
OSCI	1	1	oscillator input
OSCO	2	2	oscillator output
INT	3	4	interrupt output (open-drain; active LOW)
V <sub>SS</sub>	4	5[1]	ground
SDA	5	6	serial data input and output
SCL	6	7	serial clock input
CLKOUT	7	8	clock output, open-drain
V <sub>DD</sub>	8	9	supply voltage
n.c.	-	3, 10	not connected; do not connect and do not use as feed through

[1] The die paddle (exposed pad) is connected to V<sub>SS</sub> through high ohmic (non-conductive) silicon attach and should be electrically isolated. It is good engineering practice to solder the exposed pad to an electrically isolated PCB copper pad for better heat transfer but it is not required as the RTC doesn't consume much power. In no case should traces be run under the package exposed pad.

# 8. Functional description

The PCF8563 contains sixteen 8-bit registers with an auto-incrementing register address, an on-chip 32.768 kHz oscillator with one integrated capacitor, a frequency divider which provides the source clock for the Real-Time Clock (RTC) and calender, a programmable clock output, a timer, an alarm, a voltage-low detector, and a 400 kHz I<sup>2</sup>C-bus interface.

All 16 registers are designed as addressable 8-bit parallel registers although not all bits are implemented. The first two registers (memory address 00h and 01h) are used as control and/or status registers. The memory addresses 02h through 08h are used as counters for the clock function (seconds up to years counters). Address locations 09h through 0Ch contain alarm registers which define the conditions for an alarm. Address 0Dh controls the CLKOUT output frequency. 0Eh and 0Fh are the Timer\_control and Timer registers, respectively.

The Seconds, Minutes, Hours, Days, Months, Years as well as the Minute\_alarm, Hour\_alarm, and Day\_alarm registers are all coded in Binary Coded Decimal (BCD) format.

When one of the RTC registers is written or read, the contents of all time counters are frozen. Therefore, faulty writing or reading of the clock and calendar during a carry condition is prevented.

## 8.1 CLKOUT output

A programmable square wave is available at the CLKOUT pin. Operation is controlled by the register CLKOUT\_control at address 0Dh. Frequencies of 32.768 kHz (default), 1.024 kHz, 32 Hz, and 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator. CLKOUT is an open-drain output and enabled at power-on. If disabled it becomes high-impedance.

## 8.2 Register organization

#### Table 4.Formatted registers overview

Bit positions labelled as x are not relevant. Bit positions labelled with N should always be written with logic 0; if read they could be either logic 0 or logic 1. After reset, all registers are set according to <u>Table 27</u>.

Address	Register name	Bit	Bit							
		7	6	5	4	3	2	1	0	
Control a	nd status registers									
00h	Control_status_1	TEST1	Ν	STOP	N	TESTC	Ν	Ν	Ν	
01h	Control_status_2	N	N	N	TI_TP	AF	TF	AIE	TIE	
Time and	date registers									
02h	VL_seconds	VL	SECONDS	6 (0 to 59)						
03h	Minutes	х	MINUTES	(0 to 59)						
04h	Hours	х	х	HOURS (0	) to 23)					
05h	Days	х	х	DAYS (1 to	o 31)					
06h	Weekdays	х	х	х	х	х	WEEKDA	YS (0 to 6)		
07h	Century_months	С	х	х	MONTHS	(1 to 12)				
08h	Years	YEARS (0	to 99)							

#### Table 4. Formatted registers overview ...continued

Bit positions labelled as x are not relevant. Bit positions labelled with N should always be written with logic 0; if read they could be either logic 0 or logic 1. After reset, all registers are set according to <u>Table 27</u>.

Address	Register name	Bit							
		7	6	5	4	3	2	1	0
Alarm reg	isters								
09h	Minute_alarm	AE_M	MINUTE_A	ALARM (0 to	o 59)				
0Ah	Hour_alarm	AE_H	AE_H x HOUR_ALARM (0 to 23)						
0Bh	Day_alarm	AE_D	x DAY_ALARM (1 to 31)						
0Ch	Weekday_alarm	AE_W	х	х	х	x	WEEKDAY	_ALARM (C	) to 6)
CLKOUT	control register	÷							
0Dh	CLKOUT_control	FE	х	х	х	x	х	FD[1:0]	
Timer reg	Timer registers								
0Eh	Timer_control	TE	х	x	x	x	х	TD[1:0]	
0Fh	Timer	TIMER[7:0	]						

## 8.3 Control registers

#### 8.3.1 Register Control\_status\_1

Bit	Symbol	Value	Description	Reference
7	TEST1	0[1]	normal mode	Section 8.9
			must be set to logic 0 during normal operations	
		1	EXT_CLK test mode	
6	Ν	0[2]	unused	
5	STOP	0[1]	RTC source clock runs	Section 8.10
		1	all RTC divider chain flip-flops are asynchronously set to logic 0; the RTC clock is stopped (CLKOUT at 32.768 kHz is still available)	-
4	Ν	0[2]	unused	
3	TESTC	0	Power-On Reset (POR) override facility is disabled; set to logic 0 for normal operation	Section 8.11.1
		1 <u>[1]</u>	Power-On Reset (POR) override may be enabled	
2 to 0	N	000[2]	unused	

Table 5. Control\_status\_1 - control and status register 1 (address 00h) bit description

- [1] Default value.
- [2] Bits labeled as N should always be written with logic 0.

#### 8.3.2 Register Control\_status\_2

#### Table 6. Control\_status\_2 - control and status register 2 (address 01h) bit description

Bit	Symbol	Value	Description	Reference
7 to 5	N	000 <mark>[1]</mark>	unused	
4	TI_TP	0[2]	INT is active when TF is active (subject to the status of TIE)	Section 8.3.2.1
		1	INT pulses active according to <u>Table 7</u> (subject to the status of TIE); <b>Remark:</b> note that if AF and AIE are active then INT will be permanently active	and <u>Section 8.8</u>

Bit	Symbol	Value	Description	Reference
3	AF	AF 0 <sup>[2]</sup> read: alarm flag inactive		Section 8.3.2.1
			write: alarm flag is cleared	
	1		read: alarm flag active	
			write: alarm flag remains unchanged	
2	TF 02		read: timer flag inactive	
			write: timer flag is cleared	
		1	read: timer flag active	
			write: timer flag remains unchanged	
1	AIE	0[2]	alarm interrupt disabled	
		1	alarm interrupt enabled	
0	TIE	0[2]	timer interrupt disabled	
		1	timer interrupt enabled	


Table 6. Control status 2 - control and status register 2 (address 01h) bit description cont
--

[1] Bits labeled as N should always be written with logic 0.

[2] Default value.

#### 8.3.2.1 Interrupt output

**Bits TF and AF:** When an alarm occurs, AF is set to logic 1. Similarly, at the end of a timer countdown, TF is set to logic 1. These bits maintain their value until overwritten using the interface. If both timer and alarm interrupts are required in the application, the source of the interrupt can be determined by reading these bits. To prevent one flag being overwritten while clearing another, a logic AND is performed during a write access.



**Bits TIE and AIE:** These bits activate or deactivate the generation of an interrupt when TF or AF is asserted, respectively. The interrupt is the logical OR of these two conditions when both AIE and TIE are set.

All information provided in this document is subject to legal disclaimers.

Countdown timer interrupts: The pulse generator for the countdown timer interrupt uses an internal clock and is dependent on the selected source clock for the countdown timer and on the countdown value n. As a consequence, the width of the interrupt pulse varies (see Table 7).

#### Table 7. **INT** operation (bit TI TP = 1)<sup>[1]</sup>

Source clock (Hz)	INT period (s)			
	n = 1 <sup>[2]</sup>	n > 1 <sup>[2]</sup>		
4096	<sup>1</sup> / <sub>8192</sub>	1/4096		
64	<sup>1</sup> / <sub>128</sub>	1/64		
1	1/64	1/64		
1/60	1/64	1⁄64		

[1] TF and INT become active simultaneously.

[2] n = loaded countdown value. Timer stops when n = 0.

## 8.4 Time and date registers

The majority of the registers are coded in the BCD format to simplify application use.

### 8.4.1 Register VL\_seconds

#### Table 8. VL\_seconds - seconds and clock integrity status register (address 02h) bit description

Bit	Symbol	Value	Place value	Description
7	VL	0	-	clock integrity is guaranteed
		1[1]	-	integrity of the clock information is not guaranteed
6 to 4	SECONDS	0 to 5	ten's place	actual seconds coded in BCD format, see Table 9
3 to 0		0 to 9	unit place	


[1] Start-up value.

#### Seconds coded in BCD format Table 9.

Seconds value	Upper-digit (ten's place)			Digit (unit place)			
(decimal)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	0	0	0	0	0	0	0
01	0	0	0	0	0	0	1
02	0	0	0	0	0	1	0
:	:	:	:	:	:	:	:
09	0	0	0	1	0	0	1
10	0	0	1	0	0	0	0
:	:	:	:	:	:	:	:
58	1	0	1	1	0	0	0
59	1	0	1	1	0	0	1

# 8.4.1.1 Voltage-low detector and clock monitor

The PCF8563 has an on-chip voltage-low detector (see <u>Figure 6</u>). When  $V_{DD}$  drops below  $V_{low}$ , bit VL in the VL\_seconds register is set to indicate that the integrity of the clock information is no longer guaranteed. The VL flag can only be cleared by using the interface.



The VL flag is intended to detect the situation when  $V_{DD}$  is decreasing slowly, for example under battery operation. Should the oscillator stop or  $V_{DD}$  reach  $V_{low}$  before power is re-asserted, then the VL flag is set. This will indicate that the time may be corrupted.

#### 8.4.2 Register Minutes

#### Table 10. Minutes - minutes register (address 03h) bit description

Bit	Symbol	Value	Place value	Description	
7	-	-	-	unused	
6 to 4	MINUTES	0 to 5	ten's place	actual minutes coded in BCD format	
3 to 0		0 to 9	unit place		

#### 8.4.3 Register Hours

#### Table 11. Hours - hours register (address 04h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
5 to 4	HOURS	0 to 2	ten's place	actual hours coded in BCD format
3 to 0		0 to 9	unit place	

#### 8.4.4 Register Days

#### Table 12. Days - days register (address 05h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
5 to 4	DAYS <sup>[1]</sup>	0 to 3	ten's place	actual day coded in BCD format
3 to 0		0 to 9	unit place	

[1] The PCF8563 compensates for leap years by adding a 29th day to February if the year counter contains a value which is exactly divisible by 4, including the year 00.

All information provided in this document is subject to legal disclaimers.

## 8.4.5 Register Weekdays

#### Table 13. Weekdays - weekdays register (address 06h) bit description

Bit	Symbol	Value	Description	
7 to 3	-	-	unused	
2 to 0	WEEKDAYS	0 to 6	actual weekday values, see Table 14	

#### Table 14. Weekday assignments

Day[1]	Bit					
	2	1	0			
Sunday	0	0	0			
Monday	0	0	1			
Tuesday	0	1	0			
Wednesday	0	1	1			
Thursday	1	0	0			
Friday	1	0	1			
Saturday	1	1	0			

[1] Definition may be re-assigned by the user.

## 8.4.6 Register Century\_months

#### Table 15. Century\_months - century flag and months register (address 07h) bit description

Bit	Symbol	Value	Place value	Description
7	C[1]	0[2]	-	indicates the century is x
		1	-	indicates the century is x + 1
6 to 5	-	-	-	unused
4	MONTHS	0 to 1	ten's place	actual month coded in BCD format, see Table 16
3 to 0	1	0 to 9	unit place	

[1] This bit may be re-assigned by the user.

[2] This bit is toggled when the register Years overflows from 99 to 00.

#### Table 16. Month assignments in BCD format

Month	Upper-digit (ten's place)	Digit (unit place)					
	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
January	0	0	0	0	1		
February	0	0	0	1	0		
March	0	0	0	1	1		
April	0	0	1	0	0		
Мау	0	0	1	0	1		
June	0	0	1	1	0		
July	0	0	1	1	1		
August	0	1	0	0	0		
September	0	1	0	0	1		

Month Upper-digit (unit place) (ten's place)					
	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
October	1	0	0	0	0
November	1	0	0	0	1
December	1	0	0	1	0

Table 16. Month assignments ... continued in BCD format

### 8.4.7 Register Years


Table 17.	Years - y	ears regi	ster (08h)	bit description
-----------	-----------	-----------	------------	-----------------

Bit	Symbol	Value	Place value	Description
7 to 4	YEARS	0 to 9	ten's place	actual year coded in BCD format <sup>[1]</sup>
3 to 0		0 to 9	unit place	

[1] When the register Years overflows from 99 to 00, the century bit C in the register Century\_months is toggled.

## 8.5 Setting and reading the time

Figure 7 shows the data flow and data dependencies starting from the 1 Hz clock tick.




During read/write operations, the time counting circuits (memory locations 02h through 08h) are blocked.

This prevents

- Faulty reading of the clock and calendar during a carry condition
- · Incrementing the time registers, during the read cycle

After this read/write access is completed, the time circuit is released again and any pending request to increment the time counters that occurred during the read access is serviced. A maximum of 1 request can be stored; therefore, all accesses must be completed within 1 second (see Figure 8).



As a consequence of this method, it is very important to make a read or write access in one go, that is, setting or reading seconds through to years should be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

As an example, if the time (seconds through to hours) is set in one access and then in a second access the date is set, it is possible that the time may increment between the two accesses. A similar problem exists when reading. A roll over may occur between reads thus giving the minutes from one moment and the hours from the next.

Recommended method for reading the time:

- 1. Send a START condition and the slave address for write (A2h).
- 2. Set the address pointer to 2 (VL\_seconds) by sending 02h.
- 3. Send a RESTART condition or STOP followed by START.
- 4. Send the slave address for read (A3h).
- 5. Read VL\_seconds.
- 6. Read Minutes.
- 7. Read Hours.
- 8. Read Days.
- 9. Read Weekdays.
- 10. Read Century\_months.
- 11. Read Years.
- 12. Send a STOP condition.

## 8.6 Alarm registers

### 8.6.1 Register Minute\_alarm

#### Table 18. Minute\_alarm - minute alarm register (address 09h) bit description

Bit	Symbol	Value	Place value	Description
7	AE_M	0	-	minute alarm is enabled
		1 <u>[1]</u>	-	minute alarm is disabled
6 to 4	MINUTE_ALARM	0 to 5	•	minute alarm information coded in BCD
3 to 0		0 to 9	unit place	format

[1] Default value.

### 8.6.2 Register Hour\_alarm

#### Table 19. Hour\_alarm - hour alarm register (address 0Ah) bit description

Bit	Symbol	Value	Place value	Description
7	AE_H	0	- hour alarm is enabled	
		1 <u>[1]</u>	- hour alarm is disabled	
6	-	-	-	unused
5 to 4	HOUR_ALARM	0 to 2	ten's place	hour alarm information coded in BCD
3 to 0		0 to 9	unit place	format

[1] Default value.

#### 8.6.3 Register Day\_alarm

#### Table 20. Day\_alarm - day alarm register (address 0Bh) bit description

Bit	Symbol	Value	Place value	Description
7	AE_D	0	- day alarm is enabled	
		1[1]	-	day alarm is disabled
6	-	-	-	unused
5 to 4	DAY_ALARM	0 to 3	ten's place	day alarm information coded in BCD
3 to 0		0 to 9	unit place	format

[1] Default value.

#### 8.6.4 Register Weekday\_alarm

#### Table 21. Weekday\_alarm - weekday alarm register (address 0Ch) bit description

Bit	Symbol	Value	Description
7	AE_W	0	weekday alarm is enabled
		1[1]	weekday alarm is disabled
6 to 3	-	-	unused
2 to 0	WEEKDAY_ALARM	0 to 6	weekday alarm information


[1] Default value.

#### 8.6.5 Alarm flag

By clearing the alarm enable bit  $(AE_x)$  of one or more of the alarm registers, the corresponding alarm condition(s) are active. When an alarm occurs, AF is set to logic 1. The asserted AF can be used to generate an interrupt (INT). The AF is cleared using the interface.

The registers at addresses 09h through 0Ch contain alarm information. When one or more of these registers is loaded with minute, hour, day or weekday, and its corresponding AE\_x is logic 0, then that information is compared with the current minute, hour, day, and weekday. When all enabled comparisons first match, the alarm flag (AF in register Control\_2) is set to logic 1.

The generation of interrupts from the alarm function is controlled via bit AIE. If bit AIE is enabled, the INT pin follows the condition of bit AF. AF will remain set until cleared by the interface. Once AF has been cleared, it will only be set again when the time increments to match the alarm condition once more. Alarm registers which have their AE\_x bit at logic 1 are ignored.



## 8.7 Register CLKOUT\_control and clock output

Frequencies of 32.768 kHz (default), 1.024 kHz, 32 Hz, and 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator.

Bit	Symbol	Value	Description
7	FE	0	the CLKOUT output is inhibited and CLKOUT output is set high-impedance
		1[1]	the CLKOUT output is activated
6 to 2	-	-	unused
1 to 0	FD[1:0]		frequency output at pin CLKOUT
		00[1]	32.768 kHz
		01	1.024 kHz
		10	32 Hz
		11	1 Hz

#### Table 22. CLKOUT\_control - CLKOUT control register (address 0Dh) bit description

[1] Default value.

## 8.8 Timer function

The 8-bit countdown timer at address 0Fh is controlled by the Timer\_control register at address 0Eh. The Timer\_control register determines one of 4 source clock frequencies for the timer (4096 Hz, 64 Hz, 1 Hz, or  $1_{60}$  Hz), and enables or disables the timer. The timer counts down from a software-loaded 8-bit binary value. At the end of every countdown, the timer sets the timer flag TF. The TF may only be cleared by using the interface. The asserted TF can be used to generate an interrupt on pin INT. The interrupt may be generated as a pulsed signal every countdown period or as a permanently active signal which follows the state of TF. Bit TI\_TP is used to control this mode selection. When reading the timer, the current countdown value is returned.

## 8.8.1 Register Timer\_control

Bit	Symbol	Value	Description		
7	TE	0 <mark>[1]</mark>	timer is disabled		
		1	timer is enabled		
6 to 2	-	-	unused		
1 to 0	TD[1:0]		timer source clock frequency select <sup>[2]</sup>		
		00	4.096 kHz		
		01	64 Hz		
	1		1 Hz		
		11 <sup>[2]</sup>	<sup>1</sup> ⁄ <sub>60</sub> Hz		

#### Table 23. Timer\_control - timer control register (address 0Eh) bit description

[1] Default value.

[2] These bits determine the source clock for the countdown timer; when not in use, TD[1:0] should be set to  $\frac{1}{60}$  Hz for power saving.

### 8.8.2 Register Timer

#### Table 24. Timer - timer value register (address 0Fh) bit description

Bit	Symbol	Value	Description
7 to 0	TIMER[7:0]	00h to FFh	countdown period in seconds:
			$CountdownPeriod = \frac{n}{SourceClockFrequency}$
			where n is the countdown value

#### Table 25.Timer register bits value range

Bit	Bit								
7	6	5	4	3	2	1	0		
128	64	32	16	8	4	2	1		

The register Timer is an 8-bit binary countdown timer. It is enabled and disabled via the Timer\_control register bit TE. The source clock for the timer is also selected by the Timer\_control register. Other timer properties such as interrupt generation are controlled via the register Control\_status\_2.

For accurate read back of the count down value, it is recommended to read the register twice and check for consistent results, since it is not possible to freeze the countdown timer counter during read back.

## 8.9 EXT\_CLK test mode

A test mode is available which allows for on-board testing. In such a mode it is possible to set up test conditions and control the operation of the RTC.

The test mode is entered by setting bit TEST1 in register Control\_status\_1. Then pin CLKOUT becomes an input. The test mode replaces the internal 64 Hz signal with the signal applied to pin CLKOUT. Every 64 positive edges applied to pin CLKOUT will then generate an increment of one second.

The signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a maximum period of 1000 ns. The internal 64 Hz clock, now sourced from CLKOUT, is divided down to 1 Hz by a 2<sup>6</sup> divide chain called a prescaler. The prescaler can be set into a known state by using bit STOP. When bit STOP is set, the prescaler is reset to 0 (STOP must be cleared before the prescaler can operate again).

From a STOP condition, the first 1 second increment will take place after 32 positive edges on CLKOUT. Thereafter, every 64 positive edges will cause a one-second increment.

**Remark:** Entry into EXT\_CLK test mode is not synchronized to the internal 64 Hz clock. When entering the test mode, no assumption as to the state of the prescaler can be made.


### 8.9.1 Operation example:

- 1. Set EXT\_CLK test mode (Control\_status\_1, bit TEST1 = 1).
- 2. Set STOP (Control\_status\_1, bit STOP = 1).
- 3. Clear STOP (Control\_status\_1, bit STOP = 0).
- 4. Set time registers to desired value.
- 5. Apply 32 clock pulses to CLKOUT.
- 6. Read time registers to see the first change.
- 7. Apply 64 clock pulses to CLKOUT.
- 8. Read time registers to see the second change.

Repeat steps 7 and 8 for additional increments.


## 8.10 STOP bit function

The function of the STOP bit is to allow for accurate starting of the time circuits. The STOP bit function will cause the upper part of the prescaler ( $F_2$  to  $F_{14}$ ) to be held in reset and thus no 1 Hz ticks will be generated (see Figure 10). The time circuits can then be set and will not increment until the STOP bit is released (see Figure 11 and Table 26).



The STOP bit function will not affect the output of 32.768 kHz on CLKOUT, but will stop the generation of 1.024 kHz, 32 Hz, and 1 Hz.

The lower two stages of the prescaler ( $F_0$  and  $F_1$ ) are not reset; and because the I<sup>2</sup>C-bus is asynchronous to the crystal oscillator, the accuracy of re-starting the time circuits will be between zero and one 8.192 kHz cycle (see Figure 11).



PCF8563 Product data sheet

Bit	Prescaler bits	[1]	1 Hz tick	Time	Comment
STOP	F <sub>0</sub> F <sub>1</sub> -F <sub>2</sub> to F <sub>14</sub>			hh:mm:ss	
Clock is	running normally			-	
0	01-0 0001 1101 0100			12:45:12	prescaler counting normally
STOP bit	is activated by user.	F <sub>0</sub> F <sub>1</sub> a	are not rese	t and values ca	nnot be predicted externally
1	XX-0 0000 0000 0000			12:45:12	prescaler is reset; time circuits are frozen
New time	e is set by user				
1	XX-0 0000 0000 0000			08:00:00	prescaler is reset; time circuits are frozen
STOP bit	is released by user				
0	XX-0 0000 0000 0000			08:00:00	prescaler is now running
	XX-1 0000 0000 0000	035 0		08:00:00	-
	XX-0 1000 0000 0000	207		08:00:00	-
	XX-1 1000 0000 0000	0 507813 to 0 507935 s		08:00:00	-
	:	12813		:	:
	11-1 1111 1111 1110	0 20		08:00:00	-
	00-0 0000 0000 0001		Î	08:00:01	0 to 1 transition of $F_{14}$ increments the time circuits
	10-0 0000 0000 0001			08:00:01	-
	:		Ì	:	:
	11-1 1111 1111 1111			08:00:01	-
	00-0 0000 0000 0000			08:00:01	-
	10-0 0000 0000 0000			08:00:01	-
	:			:	:
	11-1 1111 1111 1110			08:00:01	-
	00-0 0000 0000 0001	1	<u>`</u>	08:00:02	0 to 1 transition of $F_{14}$ increments the time circuits
			<b>I</b> 013ааа076		

#### Table 26. First increment of time circuits after STOP bit release

[1]  $F_0$  is clocked at 32.768 kHz.

The first increment of the time circuits is between 0.507813 s and 0.507935 s after STOP bit is released. The uncertainty is caused by the prescaler bits  $F_0$  and  $F_1$  not being reset (see <u>Table 26</u>) and the unknown state of the 32 kHz clock.

### 8.11 Reset

The PCF8563 includes an internal reset circuit which is active whenever the oscillator is stopped. In the reset state the I<sup>2</sup>C-bus logic is initialized including the address pointer and all registers are set according to <u>Table 27</u>. I<sup>2</sup>C-bus communication is not possible during reset.

PCF8563 Real-time clock/calendar

Address	Register name	Bit	Bit								
		7	6	5	4	3	2	1	0		
00h	Control_status_1	0	0	0	0	1	0	0	0		
01h	Control_status_2	0	0	0	0	0	0	0	0		
02h	VL_seconds	1	х	х	х	х	х	х	х		
03h	Minutes	х	х	х	х	х	х	х	х		
04h	Hours	х	х	х	х	х	х	х	х		
05h	Days	х	х	х	х	х	х	х	х		
06h	Weekdays	х	х	х	х	х	х	х	х		
07h	Century_months	х	х	х	х	х	х	х	х		
08h	Years	х	х	х	х	х	х	х	х		
09h	Minute_alarm	1	х	х	х	х	х	х	х		
0Ah	Hour_alarm	1	х	х	х	х	х	х	х		
0Bh	Day_alarm	1	х	х	х	х	х	х	х		
0Ch	Weekday_alarm	1	х	х	х	х	х	х	х		
0Dh	CLKOUT_control	1	х	х	х	х	х	0	0		
0Eh	Timer_control	0	х	х	х	х	х	1	1		
0Fh	Timer	х	х	х	х	х	х	х	х		


Table 27. Register reset value<sup>[1]</sup>

[1] Registers marked x are undefined at power-up and unchanged by subsequent resets.

### 8.11.1 Power-On Reset (POR) override

The POR duration is directly related to the crystal oscillator start-up time. Due to the long start-up times experienced by these types of circuits, a mechanism has been built in to disable the POR and hence speed up on-board test of the device. The setting of this mode requires that the l<sup>2</sup>C-bus pins, SDA and SCL, are toggled in a specific order as shown in Figure 12. All timings are required minimums.

Once the override mode has been entered, the device immediately stops, being reset, and normal operation may commence i.e. entry into the EXT\_CLK test mode via I<sup>2</sup>C-bus access. The override mode may be cleared by writing logic 0 to TESTC. TESTC must be set to logic 1 before re-entry into the override mode is possible. Setting TESTC to logic 0 during normal operation has no effect except to prevent entry into the POR override mode.




# 9. Characteristics of the l<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal (see Figure 13).




## 9.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition - P (see Figure 14).



## 9.3 System configuration


A device generating a message is a transmitter; a device receiving a message is a receiver. The device that controls the message is the master; and the devices which are controlled by the master are the slaves (see Figure 15).

PCF8563

## **NXP Semiconductors**

Real-time clock/calendar


PCF8563



## 9.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte.
- Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



Acknowledgement on the I<sup>2</sup>C-bus is illustrated in Figure 16.

# 9.5 I<sup>2</sup>C-bus protocol

#### 9.5.1 Addressing


Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure.

The PCF8563 acts as a slave receiver or slave transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.

Two slave addresses are reserved for the PCF8563:


Read: A3h (10100011) Write: A2h (10100010)

The PCF8563 slave address is illustrated in Figure 17.



### 9.5.2 Clock and calendar READ or WRITE cycles


The I<sup>2</sup>C-bus configuration for the different PCF8563 READ and WRITE cycles is shown in Figure 18, Figure 19 and Figure 20. The register address is a 4-bit value that defines which register is to be accessed next. The upper four bits of the register address are not used.




## **NXP Semiconductors**


# PCF8563







PCF8563




## 9.6 Interface watchdog timer

During read/write operations, the time counting circuits are frozen. To prevent a situation where the accessing device becomes locked and does not clear the interface, the PCF8563 has a built in watchdog timer. Should the interface be active for more than 1 s from the time a valid slave address is transmitted, then the PCF8563 will automatically clear the interface and allow the time counting circuits to continue counting. The watchdog will trigger between 1 s and 2 s after receiving a valid slave address. Each time the watchdog period is exceeded, 1 s will be lost from the time counters.

The watchdog is implemented to prevent the excessive loss of time due to interface access failure e.g. if main power is removed from a battery backed-up system during an interface access.

# 10. Internal circuitry



# **11. Limiting values**

#### Table 28. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>DD</sub>	supply voltage			-0.5	+6.5	V
IDD	supply current			-50	+50	mA
VI	input voltage	on pins SCL, SDA, and OSCI		-0.5	+6.5	V
Vo	output voltage	on pins CLKOUT and INT		-0.5	+6.5	V
I <sub>I</sub>	input current	at any input		-10	+10	mA
lo	output current	at any output		-10	+10	mA
P <sub>tot</sub>	total power dissipation			-	300	mW
V <sub>ESD</sub>	electrostatic discharge voltage	HBM				
		HVSON10 (PCF8563BS/4)	[1]	-	±3500	V
		SO8 (PCF8563T/F4)	[1]			
		TSSOP8 (PCF8563TS/4)	[1]			
		SO8 (PCF8563T/5)	[1]	-	±2000	V
		TSSOP8 (PCF8563TS/5)	[1]	-		
		CDM		-		
		HVSON10 (PCF8563BS/4)	[2]	-	±2000	V
		SO8 (PCF8563T/F4)	[2]	-	±1000	V
		SO8 (PCF8563T/5)	[2]	-	±1500	V
		TSSOP8 (PCF8563TS/4)	[2]	1	±1500	V
		TSSOP8 (PCF8563TS/5)	[2]	1	±1750	V
l <sub>lu</sub>	latch-up current		[3]	-	200	mA
T <sub>stg</sub>	storage temperature		[4]	-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating device		-40	+85	°C

[1] Pass level; Human Body Model (HBM), according to Ref. 5 "JESD22-A114".

[2] Pass level; Charged-Device Model (CDM), according to Ref. 6 "JESD22-C101".

[3] Pass level; latch-up testing according to Ref. 7 "JESD78" at maximum ambient temperature (T<sub>amb(max)</sub>).

[4] According to the NXP store and transport requirements (see <u>Ref. 9 "UM10569"</u>) the devices should be stored at a temperature of +8 °C to +45 °C and a humidity of 25 % to 75 %. For long term storage products deviant conditions are described in that document.

# **12. Static characteristics**

#### Table 29. Static characteristics

 $V_{DD}$  = 1.8 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C;  $f_{osc}$  = 32.768 kHz; quartz  $R_s$  = 40 k $\Omega$ ;  $C_L$  = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies			I			-1
V <sub>DD</sub> supply voltage		interface inactive; $f_{SCL} = 0 Hz;$ $T_{amb} = 25 \ ^{\circ}C$	[1] 1.0	-	5.5	V
		interface active; f <sub>SCL</sub> = 400 kHz	1.8	-	5.5	V
		clock data integrity; T <sub>amb</sub> = 25 °C	V <sub>low</sub>	-	5.5	V
DD	supply current	interface active				
		f <sub>SCL</sub> = 400 kHz	-	-	800	μA
		f <sub>SCL</sub> = 100 kHz	-	-	200	μA
		interface inactive ( $f_{SCL} = 0 Hz$ ); CLKOUT disabled; $T_{amb} = 25 \degree C$	[2]			
		V <sub>DD</sub> = 5.0 V	-	275	550	nA
		V <sub>DD</sub> = 3.0 V	-	250	500	nA
		V <sub>DD</sub> = 2.0 V	-	225	450	nA
		interface inactive ( $f_{SCL} = 0 \text{ Hz}$ ); CLKOUT disabled; $T_{amb} = -40 \text{ °C}$ to +85 °C	[2]			
		V <sub>DD</sub> = 5.0 V	-	500	750	nA
		V <sub>DD</sub> = 3.0 V	-	400	650	nA
		V <sub>DD</sub> = 2.0 V	-	400	600	nA
		interface inactive ( $f_{SCL} = 0 \text{ Hz}$ ); CLKOUT enabled at 32 kHz; $T_{amb} = 25 \text{ °C}$	[2]			
		V <sub>DD</sub> = 5.0 V	-	825	1600	nA
		V <sub>DD</sub> = 3.0 V	-	550	1000	nA
		V <sub>DD</sub> = 2.0 V	-	425	800	nA
		interface inactive ( $f_{SCL} = 0 \text{ Hz}$ ); CLKOUT enabled at 32 kHz; $T_{amb} = -40 \text{ °C to } +85 \text{ °C}$	[2]			
		V <sub>DD</sub> = 5.0 V	-	950	1700	nA
		V <sub>DD</sub> = 3.0 V	-	650	1100	nA
		V <sub>DD</sub> = 2.0 V	-	500	900	nA
nputs						
/ <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
/ <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	5.5	V
LI	input leakage current	$V_{I} = V_{DD}$ or $V_{SS}$	-1	0	+1	μA
Ci	input capacitance		[3] _	-	7	pF

#### Table 29. Static characteristics ...continued


 $V_{DD}$  = 1.8 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C;  $f_{osc}$  = 32.768 kHz; quartz  $R_s$  = 40 k $\Omega$ ;  $C_L$  = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Outputs			I			
I <sub>OL</sub>	LOW-level output current	output sink current; $V_{OL} = 0.4 \text{ V}; V_{DD} = 5 \text{ V}$				
		on pin SDA	3	-	-	mA
		on pin INT	1	-	-	mA
		on pin CLKOUT	1	-	- - +1	mA
I <sub>LO</sub>	output leakage current	$V_{O} = V_{DD} \text{ or } V_{SS}$	-1	0	+1	μA
Voltage de	tector		I			
V <sub>low</sub>	low voltage	T <sub>amb</sub> = 25 °C; sets bit VL; see Figure 6	-	0.9	1.0	V

[1] For reliable oscillator start-up at power on use V<sub>DD</sub> greater than 1.3 V. If powered up at 1.0 V the oscillator will start but it might be a bit slow, especially if at high temperature. Normally the power supply is not 1.0 V at start up and only comes at the end of battery discharge. V<sub>DD</sub> min of 1.0 V is specified so that the customer can calculate how large a battery or capacitor they need for their application. V<sub>DD</sub> min of 1.3 V or greater is needed to ensure speedy oscillator start-up time.


[2] Timer source clock =  $\frac{1}{60}$  Hz, level of pins SCL and SDA is V<sub>DD</sub> or V<sub>SS</sub>.

[3] Tested on sample basis.



## **NXP Semiconductors**

PCF8563 Real-time clock/calendar



# 13. Dynamic characteristics

#### Table 30. Dynamic characteristics

 $V_{DD}$  = 1.8 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C;  $f_{osc}$  = 32.768 kHz; quartz  $R_s$  = 40 k $\Omega$ ;  $C_L$  = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Oscillator						
Cosco	capacitance on pin OSCO		15	25	35	pF
$\Delta f_{osc}/f_{osc}$	relative oscillator frequency variation	$\Delta V_{DD} = 200 \text{ mV};$ T <sub>amb</sub> = 25 °C	-	0.2	-	ppm
Quartz crys	stal parameters (f = 32.768 kHz)	1				
R <sub>s</sub>	series resistance		-	-	100	kΩ
CL	load capacitance	parallel [1]	7	-	12.5	pF
C <sub>trim</sub>	trimmer capacitance	external; on pin OSCI	5	-	25	pF
CLKOUT ou	utput	1				
δςικουτ	duty cycle on pin CLKOUT	[2]	-	50	-	%
I <sup>2</sup> C-bus tim	ing characteristics (see Figure 27) <sup>[3][4]</sup>	1				
f <sub>SCL</sub>	SCL clock frequency	[5]	-	-	400	kHz
t <sub>HD;STA</sub>	hold time (repeated) START condition		0.6	-	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		0.6	-	-	μS
t <sub>LOW</sub>	LOW period of the SCL clock		1.3	-	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		0.6	-	-	μS
t <sub>r</sub>	rise time of both SDA and SCL signals					
		standard-mode	-	-	1	μS
		fast-mode	-	-	0.3	μS

#### Table 30. Dynamic characteristics ...continued

 $V_{DD}$  = 1.8 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C;  $f_{osc}$  = 32.768 kHz; quartz  $R_s$  = 40 k $\Omega$ ;  $C_L$  = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>f</sub>	fall time of both SDA and SCL signals		-	-	0.3	μs
t <sub>BUF</sub>	bus free time between a STOP and START condition		1.3	-	-	μS
C <sub>b</sub>	capacitive load for each bus line		-	-	400	pF
t <sub>SU;DAT</sub>	data set-up time		100	-	-	ns
t <sub>HD;DAT</sub>	data hold time		0	-	-	ns
t <sub>SU;STO</sub>	set-up time for STOP condition		0.6	-	-	μs
t <sub>w(spike)</sub>	spike pulse width	on bus	-	-	50	ns


[1]  $C_L$  is a calculation of  $C_{trim}$  and  $C_{OSCO}$  in series:  $C_L = \frac{(C_{trim} \cdot C_{OSCO})}{(C_{trim} + C_{OSCO})}$ .

[2] Unspecified for  $f_{CLKOUT} = 32.768$  kHz.

[3] All timing values are valid within the operating supply voltage at ambient temperature and referenced to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .


[4] A detailed description of the I<sup>2</sup>C-bus specification is given in <u>Ref. 11 "UM10204"</u>.

[5] I<sup>2</sup>C-bus access time between two STARTs or between a START and a STOP condition to this device must be less than one second.



PCF8563

# 14. Application information



## 14.1 Quartz frequency adjustment

### 14.1.1 Method 1: fixed OSCI capacitor

By evaluating the average capacitance necessary for the application layout, a fixed capacitor can be used. The frequency is best measured via the 32.768 kHz signal available after power-on at pin CLKOUT. The frequency tolerance depends on the quartz crystal tolerance, the capacitor tolerance and the device-to-device tolerance (on average  $\pm 5$  ppm). Average deviations of  $\pm 5$  minutes per year can be easily achieved.


### 14.1.2 Method 2: OSCI trimmer

Using the 32.768 kHz signal available after power-on at pin CLKOUT, fast setting of a trimmer is possible.

## 14.1.3 Method 3: OSCO output

Direct measurement of OSCO out (accounting for test probe capacitance).

# 15. Package outline



HVSON10: plastic thermal enhanced very thin small outline package; no leads; 10 terminals; body 3 x 3 x 0.85 mm


SOT650-1

#### Fig 29. Package outline SOT650-1 (HVSON10) of PCF8563BS

All information provided in this document is subject to legal disclaimers.

PCF8563

© NXP Semiconductors N.V. 2015. All rights reserved.



### Fig 30. Package outline SOT96-1 (SO8) of PCF8563T

All information provided in this document is subject to legal disclaimers.

PCF8563




Fig 31. Package outline SOT505-1 (TSSOP8) of PCF8563TS

All information provided in this document is subject to legal disclaimers.

# **16. Handling information**

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in *JESD625-A*, *IEC 61340-5* or equivalent standards.

# 17. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

## 17.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 17.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- · Inspection and repair
- Lead-free soldering versus SnPb soldering

## 17.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 17.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 32</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 31 and 32

#### Table 31. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


#### Table 32. Lead-free process (from J-STD-020D)

Package thickness (mm)	m) Package reflow temperature (°C)			
	Volume (mm <sup>3</sup> )			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 32.

**PCF8563** 



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

# **18. Abbreviations**

Table 33. Abbreviations					
Acronym	Description				
BCD	Binary Coded Decimal				
CDM	Charged-Device Model				
CMOS	Complementary Metal Oxide Semiconductor				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
I <sup>2</sup> C	Inter-Integrated Circuit				
IC	Integrated Circuit				
LSB	Least Significant Bit				
MSB	Most Significant Bit				
MSL	Moisture Sensitivity Level				
PCB	Printed-Circuit Board				
POR	Power-On Reset				
RTC	Real-Time Clock				
SCL	Serial CLock line				
SDA	Serial DAta line				
SMD	Surface Mount Device				

PCF8563 Product data sheet

# **19. References**

- [1] AN10365 Surface mount reflow soldering description
- [2] IEC 60134 Rating systems for electronic tubes and valves and analogous semiconductor devices
- [3] IEC 61340-5 Protection of electronic devices from electrostatic phenomena
- [4] IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices
- [5] JESD22-A114 Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)
- [6] **JESD22-C101** Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components
- [7] JESD78 IC Latch-Up Test
- [8] JESD625-A Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices
- [9] UM10569 NXP store and transport requirements
- [10] SNV-FA-01-02 Marking Formats Integrated Circuits
- [11] UM10204 I<sup>2</sup>C-bus specification and user manual

# 20. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
			Change nouce	•		
PCF8563 v.11	20151026	Product data sheet	-	PCF8563 v.10		
Modifications:	Removed D					
		rected Table note 1				
	<ul> <li><u>Table 28</u>, <u>Table note 4</u>: Corrected "the devices have to be stored" to "the devices should be stored"</li> </ul>					
	• <u>Table 29</u> :					
		Table note 1 from $V_{DD} f_{SCL} =$	400 kHz			
	– $V_{IL}$ : Corrected V <sub>SS</sub> to –0.5					
	– V <sub>IH</sub> : Corr	ected V <sub>DD</sub> to 5.5				
	<ul> <li>Corrected</li> </ul>	Table note 1				
PCF8563 v.10	20120403	Product data sheet	-	PCF8563 v.9		
Modifications:	<ul> <li>Adjusted ma</li> </ul>	rking codes				
	<ul> <li>Adjusted tex</li> </ul>	t for FE = 0 in <u>Table 22</u>				
PCF8563 v.9	20110616	Product data sheet	-	PCF8563 v.8		
PCF8563 v.8	20101118	Product data sheet	-	PCF8563 v.7		
PCF8563 v.7	20100723	Product data sheet	-	PCF8563_6		
PCF8563_6	20080221	Product data sheet	-	PCF8563_5		
PCF8563_5	20070717	Product data sheet	-	PCF8563-04		
PCF8563-04 (9397 750 12999)	20040312	Product data	-	PCF8563-03		
PCF8563-03 (9397 750 11158)	20030414	Product data	-	PCF8563-02		
PCF8563-02 (9397 750 04855)	19990416	Product data	-	PCF8563_N_1		
PCF8563_N_1 (9397 750 03282)	19980325	Objective specification	-	-		

#### Table 34. Revision history

# 21. Legal information

## 21.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

## 21.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 21.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2015. All rights reserved.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP Semiconductors N.V.

# 22. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# 23. Tables

Table 1.	Ordering information2
Table 2.	Marking codes
Table 3.	Pin description
Table 4.	Formatted registers overview
Table 5.	Control_status_1 - control and status register 1
	(address 00h) bit description
Table 6.	Control_status_2 - control and status register 2
	(address 01h) bit description7
Table 7.	$\overline{\text{INT}}$ operation (bit TI TP = 1) <sup>[1]</sup> 9
Table 8.	VL_seconds - seconds and clock integrity status
14010 0.	register (address 02h) bit description9
Table 9.	Seconds coded in BCD format
Table 10.	
	bit description
Table 11.	Hours - hours register (address 04h)
	bit description
T-1-1- 10	
Table 12.	Days - days register (address 05h)
T-1-1- 10	bit description
Table 13.	Weekdays - weekdays register (address 06h)
<b>T</b> I I 44	bit description11
Table 14.	
Table 15.	,,,
	register (address 07h) bit description 11
Table 16.	
Table 17.	···· <b>)</b> ···· · <b>)</b> ··· · <b>)</b> ··· · <b>)</b> ··· · · · · · · · · · · · · · · · · ·
Table 18.	Minute_alarm - minute alarm register
	(address 09h) bit description13
Table 19.	Hour_alarm - hour alarm register (address 0Ah)
	bit description14
Table 20.	Day_alarm - day alarm register (address 0Bh)
	bit description14
Table 21.	Weekday_alarm - weekday alarm register
	(address 0Ch) bit description14
Table 22.	CLKOUT_control - CLKOUT control register
	(address 0Dh) bit description15
Table 23.	Timer_control - timer control register
	(address 0Eh) bit description16
Table 24.	Timer - timer value register (address 0Fh)
	bit description16
Table 25.	Timer register bits value range
Table 26.	
	bit release
Table 27.	Register reset value <sup>[1]</sup> 20
Table 28.	Limiting values
Table 29.	Static characteristics
Table 30.	Dynamic characteristics
Table 31.	SnPb eutectic process (from J-STD-020D)37
Table 32.	Lead-free process (from J-STD-020D)37
Table 33.	Abbreviations
Table 34.	Revision history

# 24. Figures

Fig 1.	Block diagram of PCF8563
Fig 2.	Pin configuration for HVSON10 (PCF8563BS)4
Fig 3.	Pin configuration for SO8 (PCF8563T)4
Fig 4.	Pin configuration for TSSOP8 (PCF8563TS)4
Fig 5.	Interrupt scheme
Fig 6.	Voltage-low detection10
Fig 7.	Data flow for the time function
Fig 8.	Access time for read/write operations13
Fig 9.	Alarm function block diagram
Fig 10.	STOP bit functional diagram18
Fig 11.	STOP bit release timing18
Fig 12.	POR override sequence
Fig 13.	Bit transfer
Fig 14.	Definition of START and STOP conditions21
Fig 15.	System configuration
Fig 16.	Acknowledgement on the I <sup>2</sup> C-bus
Fig 17.	Slave address
Fig 18.	Master transmits to slave receiver
	(WRITE mode)23
Fig 19.	Master reads after setting register address (write
	register address; READ data)24
Fig 20.	Master reads slave immediately after first byte
	(READ mode)24
Fig 21.	Interface watchdog timer
Fig 22.	Device diode protection diagram
Fig 23.	Supply current $I_{DD}$ as a function of supply voltage
	V <sub>DD</sub> ; CLKOUT disabled
Fig 24.	Supply current I <sub>DD</sub> as a function of supply voltage
	V <sub>DD</sub> ; CLKOUT = 32 kHz
Fig 25.	Supply current $I_{DD}$ as a function of temperature
<b>-</b> : 00	T; CLKOUT = 32 kHz
Fig 26.	Frequency deviation as a function of supply voltage
<b>F</b> : 07	V <sub>DD</sub>
Fig 27.	I <sup>2</sup> C-bus timing waveforms
Fig 28.	Application diagram
Fig 29.	Package outline SOT650-1 (HVSON10) of
	PCF8563BS
Fig 30.	Package outline SOT96-1 (SO8) of PCF8563T34 Package outline SOT505-1 (TSSOP8) of
Fig 31.	PCF8563TS
Eig 22	Temperature profiles for large and small
Fig 32.	
	components

# 25. Contents

1	General description 1
2	Features and benefits 1
3	Applications 1
4	Ordering information 2
5	Marking 2
6	Block diagram 3
7	Pinning information 4
7.1	Pinning
7.2	Pin description 5
8	Functional description 6
8.1	CLKOUT output 6
8.2	Register organization 6
8.3	Control registers 7
8.3.1	Register Control_status_1 7
8.3.2	Register Control_status_2 7
8.3.2.1	Interrupt output
8.4	Time and date registers
8.4.1	Register VL_seconds
8.4.1.1	Voltage-low detector and clock monitor 10
8.4.2 8.4.3	Register Minutes
8.4.3 8.4.4	Register Hours
8.4.5	Register Days
8.4.6	Register Century_months 11
8.4.7	Register Years 12
8.5	Setting and reading the time
8.6	Alarm registers
8.6.1	Register Minute_alarm
8.6.2	Register Hour_alarm 14
8.6.3	Register Day_alarm 14
8.6.4	Register Weekday_alarm 14
8.6.5	Alarm flag 14
8.7	Register CLKOUT_control and clock output. 15
8.8	Timer function
8.8.1	Register Timer_control
8.8.2 8.9	Register Timer         16           EXT CLK test mode         17
o.9 8.9.1	EXT_CLK test mode
8.10	STOP bit function
8.11	Reset
8.11.1	Power-On Reset (POR) override
9	Characteristics of the I <sup>2</sup> C-bus
9.1	Bit transfer
9.2	START and STOP conditions
9.3	System configuration
9.4	Acknowledge

9.5	I <sup>2</sup> C-bus protocol	23
9.5.1	Addressing	23
9.5.2	Clock and calendar READ or WRITE cycles .	23
9.6	Interface watchdog timer	25
10	Internal circuitry	26
11	Limiting values	27
12	Static characteristics	28
13	Dynamic characteristics	30
14	Application information	32
14.1	Quartz frequency adjustment	32
14.1.1	Method 1: fixed OSCI capacitor	32
14.1.2	Method 2: OSCI trimmer	32
14.1.3	Method 3: OSCO output	32
15	Package outline	33
16	Handling information	36
17	Soldering of SMD packages	36
17.1	Introduction to soldering	36
17.2	Wave and reflow soldering	36
17.3	Wave soldering	37
17.4	Reflow soldering	37
18	Abbreviations	38
19	References	39
20	Revision history	40
21	Legal information	41
21.1	Data sheet status	41
21.2	Definitions	41
21.3	Disclaimers	41
21.4	Trademarks	42
22	Contact information	42
23	Tables	43
24	Figures	44
25	Contents	45

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2015.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 26 October 2015 Document identifier: PCF8563