
Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ASNT5040-PQC DC-17*GHz* XOR Logic Gate

- High speed broadband Exclusive-OR (XOR) Boolean logic gate
- Exhibits low jitter and limited temperature variation over industrial temperature range
- Ideal for high speed proof-of-concept prototyping
- Fully differential CML input interfaces
- Fully differential CML output interface with 400mV single-ended swing
- Single +3.3V or -3.3V power supply
- Power consumption: 415mW
- Fabricated in SiGe for high performance, yield, and reliability
- Standard MLF/QFN 24-pin package



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT5040-PQC SiGe IC provides broadband Exclusive-OR (XOR) Boolean logic functionality and is intended for use in high-speed measurement / test equipment. The IC shown in Fig. 1 can XOR a high-speed clock input signal dap/dan with another high-speed clock input signal dbp/dbn, and deliver a high-speed double frequency clock output signal qp/qn.

The part's I/O's support the CML logic interface with on chip 50*Ohm* termination to **vcc** and may be used differentially, AC/DC coupled, single-ended, or in any combination (also see POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (vcc = 0.0V = ground and vee = -3.3V), or positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of the positive supply, all I/Os need AC termination when connected to any devices with 50Ohm termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power Consumption		0.46	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

TERMINAL FUNCTIONS

TERMINAL		AL	D	ESCRIPTION	
Name	No.	Type			
High-Speed I/Os					
dap	20	CML	Differential data/clock inputs with internal SE 50 <i>Ohm</i>		
dan	22	input	termination to vcc .		
dbp	2	CML	Differential data/clock inputs with internal SE 50 <i>Ohm</i>		
dbn	4	input	termination to vcc.		
qp	10	CML	Differential data outputs with internal SE 50 <i>Ohm</i> termination		
qn	8	output	to vcc. Require external SE 50 <i>Ohm</i> termination to vcc.		
Supply and Termination Voltages					
Name	Description			Pin Number	
vcc	Positive power supply. (+3.3 <i>V</i> or 0)		er supply. (+3.3 <i>V</i> or 0)	1, 3, 5, 7, 9, 11, 13, 14, 15, 16, 17,	
				19, 21, 23	
vee	Negative power supply. (0 <i>V</i> or -3.3 <i>V</i>)		er supply. (0 <i>V</i> or -3.3 <i>V</i>)	6, 12, 18, 24	



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS	
General Parameters						
vee	-3.1	-3.3	-3.5	V	±6%	
VCC		0.0		V	External ground	
<i>I</i> vee		125		mA		
Power consumption		415		mW		
Junction temperature	-40	25	125	$^{\circ}C$		
HS Input Clock (dap/dan, dbp/dbn)						
Frequency	DC		8.5	GHz		
Swing	0.05		1.0	V	Differential or SE, p-p	
CM Voltage Level	vcc-0.8		VCC	V	Must match for both inputs	
HS Output Clock (qp/qn)						
Frequency	DC		17	GHz		
Logic "1" level	vcc		V			
Logic "0" level		vcc-0.4		V	With external 50 <i>Ohm</i> DC termination	
Rise/Fall times	15	17	19	ps	20%-80%	
Output Jitter			1	ps	Peak-to-peak	

PACKAGE INFORMATION

The chip die is housed in a standard 24-pin QFN package shown in Fig. 2. It is recommended that the center heat slug located on the back side of the package is soldered to the **vee** plain that is ground for the positive supply or power for the negative supply.

The part's identification label is ASNT5040-PQC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com




Fig. 2. QFN 24-Pin Package Drawing (All Dimensions in mm)



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

REVISION HISTORY

Revision	Date	Changes			
5.1.2	04-2020	Updated Package Information			
5.0.2	07-2019	Updated Letterhead			
5.0.1	03-2013	Corrected title			
		Revised package pin out drawing			
		Revised functional block diagram			
		Revised description			
		Added power supply configuration			
		Added absolute maximum ratings			
		Revised terminal functions			
		Revised electrical characteristics			
		Revised package information			
		Added mechanical drawing			
		Format correction			
4.0	10-2008	Revised electrical characteristics section			
		Revised packaging information section			
3.0	06-2007	Revised electrical characteristics section			
2.0	04-2007	Revised terminal functions section			
1.0	01-2007	First release			