Gas Flow Meter SoC

General Description

The MAX35104 is a gas flow meter system-on-chip (SoC) targeted as an analog front-end solution for the ultrasonic gas meter and medical ventilator markets. With a time measurement accuracy of 700ps and automatic differential time of flight (TOF), the device makes for simplified computation of gaseous flow.

Power consumption is the lowest available with ultra-low 62µA time-of-flight measurement and 125nA duty-cycled temperature measurement. Multi-hit (up to six per wave) capability with stop-enable windowing allows the device to be fine-tuned for the application. Internal analog switches, a configurable three-stage integrated operational amplifier chain amplifier, and an ultra-low input offset comparator provide the analog interface and control for a minimal electrical bill of material solution. A programmable highvoltage (up to 30V) pulse launcher provides up to 19dB of transducer launch amplitude adjustment to compensate for transducer aging and temperature, pressure, humidity affects. Early edge detection ensures measurements are made with consistent wave patterns to greatly improve accuracy and eliminate erroneous measurements. Built-in arithmetic logic unit provides TOF difference measurements and programmable receiver hit accumulators to minimize the host microprocessor access. For temperature measurement, the device supports a single 2-wire PT1000 platinum resistive temperature detector (RTD) or NTC thermistor. A simple 4-wire SPI interface allows any microcontroller to effectively configure the device for its intended measurement.

Applications

- Ultrasonic Gas Meters
- Medical Ventilators

Benefits and Features

- High Accuracy Flow Measurement for Billing and Leak Detection
 - Time-to-Digital Accuracy Down to 700ps Measurement Range Up to 8ms
 - 2 Channels: Single-Stop Channel
- High Accuracy Temperature Measurement for Precise Flow Calculations
 - One 2-Wire Sensor: PT1000, PT500 RTD, and Thermistor Support
- Maximizes Battery Life with Low Device and Overall
 System Power
 - Ultra-Low 62µA TOF Measurement and 125nA Duty-Cycled Temperature Measurement
 - Event Timing Mode with Randomizer Reduces Host µC Overhead to Minimize System Power Consumption
 - 2.3V to 3.6V Single-Supply Operation
- High Integration Solution Minimizes Parts Count and Reduces BOM Cost
 - Built-In Real-Time Clock
 - Small, 5mm x 5mm, 40-Pin TQFN Package
 - -40°C to +85°C Operation

Ordering Information appears at end of data sheet.



General Description
Benefits and Features
Absolute Maximum Ratings
Package Thermal Characteristics
Recommended Operating Conditions
Electrical Characteristics
Recommended External Crystal Characteristics
Timing Diagrams
Pin Configuration
Pin Description
Block Diagram
Detailed Description
Time-of-Flight (TOF) Measurement Operations
Pulse Echo TOF Mode
Early Edge Detect
TOF Error Handling
Step-Up DC-DC Controller
Control and Operation
Compensation Component Values
RSENSE
Kelvin Sense
Power Transistor
Inductor (L)
Diode
Output Filter Capacitor
Piezo Driver Regulator
Output Capacitor Selection
Transducer Driver
Analog Front-End
Temperature Measurement Operations
Temperature Error Handling
Event Timing Operation
Continuous Event Timing Operation
Continuous Interrupt Timing Operation
TOF Sample Randomizer
Event Timing Mode 2
Event Timing Mode 3
Event Timing Mode 1

TABLE OF CONTENTS

TABLE OF CONTENTS (continued)
Calibration Operation
Error Handling during Calibration
RTC, Alarm, Watchdog, and Tamper Operation32
RTC Operation
Alarm Operation
Watchdog Operation
Tamper Detect Operation
Device Interrupt Operations
Interrupt Status Register
ĪNT Pin
Serial Peripheral Interface Operation
Opcode Commands
Execution Opcode Commands
TOF_UP Command (00h)
TOF_Down Command (01h)
TOF_DIFF Command (02h)
Temperature Command (03h)
Reset Command (04h)
Initialize Command (05h)
Bandpass Calibrate Command (06h)
EVTMG1 Command (07h)
EVTMG2 Command (08h)
EVTMG3 Command (09h)
HALT Command (0Ah)
Calibrate Command (0Eh)
Register Opcode Commands
Read Register Command
Write Register Command
Register Memory Map
RTC and Watchdog Register Descriptions
Configuration Register Descriptions
Conversion Results Register Descriptions
Ordering Information
Chip Information
Package Information
Revision History

www.maximintegrated.com

LIST OF FIGURES

Figure 1. SPI Timing Diagram Read	
Figure 2. SPI Timing Diagram Write)
Figure 3. Time-of-Flight Up Measurement Sequence 17	,
Figure 4. Start/Stop for Time-to-Digital Timing	3
Figure 5A. Pulse Echo Measurement Mode 19)
Figure 5B. Early Edge Detect Received Wave Example 20)
Figure 6. Boost Circuits Components 21	
Figure 7. Kelvin Sense Connection Layout Example 22)
Figure 8. Piezo Driver Connection	ŀ
Figure 9. Analog Front-End	5
Figure 10. Temperature Command Execution Cycle Example 28	3
Figure 11. EVTMG2 Command)
Figure 12. EVTMG2 Pseudo Code 29)
Figure 13. EVTMG3 Command	
Figure 14. EVTMG3 Pseudo Code 31	
Figure 15. EVTMG1 Pseudo Code)
Figure 16. EVTMG1 Command	3
Figure 17. Execution Opcode Command Protocol 35	5
Figure 18. Read Register Opcode Command Protocol 37	,
Figure 19. Continuous Read Register Opcode Command Protocol	3
Figure 20. Write Register Opcode Command Protocol	3
Figure 21. Continuous Write Register Opcode Command Protocol 39)

LIST OF TABLES

Table 1. Two's Complement TOF_DIFF Conversion Example.	18
Table 2. RSENSE Example Values	22
Table 3. Example Gain Settings.	26
Table 4. Randomizer Sampling	27
Table 5. Opcode Commands	35
Table 6. Register Memory Map	40
Table 7. RTC Seconds Register	45
Table 8. RTC Mins_Hrs Register	45
Table 9. RTC Day_Date Register	46
Table 10. RTC Month_Year Register	46

LIST OF TABLES (continued)	
Table 12. Alarm Register	
Table 13. Switcher 1 Register	
Table 14. Switcher 2 Register	
Table 15. AFE 1 Register	
Table 16. AFE 2 Register	53
Table 17. TOF1 Register	54
Table 18. TOF2 Register	
Table 19. TOF3 Register	
Table 20. TOF4 Register	59
Table 21. TOF5 Register	60
Table 22. TOF6 Register	61
Table 23. TOF7 Register	63
Table 24. Event Timing 1 Register	65
Table 25. Event Timing 2 Register	66
Table 26. TOF Measurement Delay Register.	67
Table 27. Calibration and Control Register	68
Table 28. Real-Time Clock Register	
Table 29. Interrupt Status Register	
Table 30. Control Register	
Table 31. Conversion Results Registers Description	

LIST OF TABLES (continued)

Gas Flow Meter SoC

Absolute Maximum Ratings

(Voltage relative to ground.)
Voltage Range on V _{CC} Pins0.5V to +4.0V
Voltage Range on All Other
Pins (not to exceed 4.0V)0.5V to (V _{CC} + 0.3V)
Voltage Range on High Voltage Pins
Continuous Power Dissipation (T _A = +70°C)
TQFN (derate 35.70mW/ºC above +70°C)2857.10mW

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-55°C to +125°C
Soldering Temperature (reflow)	+260°C
Lead Temperature (soldering, 10s)	+300°C
ESD Protection (All Pins, Human Body Model)	±500V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA})......28°C/W

Junction-to-Case Thermal Resistance (θ_{JC})2°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Recommended Operating Conditions

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V _{CC}		2.3	3.3	3.6	V
Input Logic 1 (RST, CSW, SCK, DIN, CE)	V _{IH}		V _{CC} x 0.7		V _{CC} + 0.3	V
Input Logic 0 (RST, CSW, SCK, DIN, CE)	V _{IL}		-0.3		V _{CC} x 0.3	V
Input Logic 1 (32KX1)	V _{IH32KX1}		V _{CC} x 0.85		V _{CC} + 0.3	V
Input Logic 0 (32KX1)	V _{IL32KX1}		-0.3		V _{CC} x 0.15	V

Electrical Characteristics

 $(V_{CC} = +2.3V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage (CSW, RST , SCK, DIN, CE , CIP , CIN)	۱L		-0.1		+0.1	μA
Output Leakage (INT, WDO, T1,T2)	OL		-0.1		+0.1	μA
Output Voltage Low (32KOUT)	V _{OL32K}	2mA			$0.2 \times V_{CC}$	V
Output Voltage High (32KOUT)	V _{OH32K}	-1mA	0.8 x V _{CC}			V
Output Voltage High (DOUT, CMP_OUT/UP_DN)	V _{OH}	-4mA	0.8 x V _{CC}			V
Output Voltage High (TC)	V _{OHTC}	V _{CC} = 3.6V, I _{OUT} = -4mA	3.4			V
Output Voltage Low (WDO, INT, DOUT, MP_OUT/UP_DN)	V _{OL}	4mA			$0.2 \times V_{CC}$	V
Pulldown Resistance (TC)	R _{TC}	ITC	650	1000	1750	Ω

Electrical Characteristics (continued)

 $(V_{CC} = +2.3V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Low (TC)	VILTC			0.36 x V _{CC}		
Pulldown (RXP, RXN)		AFE_BP = 0, pins disabled		80		μA
Resistance (T1, T2)	R _{ON}			1.5		Ω
Input Capacitance (CE, SCK, DIN, RST, CSW)	C _{IN}	Not tested		7		pF
RST Low Time	t _{RST}				100	ns
CURRENT						
Standby Current	I _{DDQ}	No oscillators running			10	μA
32kHz OSC Current	I _{32KHZ}	32kHz oscillator only, V _{CC} = 3.6V		0.42	1	μA
4MHz OSC Current	I _{4MHZ}	4MHz oscillator only, V _{CC} = 3.6V		82	135	μA
Time Measurement Unit Current	Ісстми	V _{CC} = 3.3V		4.3	8	mA
Calculator Current	ICCCPU			1.2	3	mA
Device Current Drain	ICC	V _{CC} = 3.3V, TOF_DIFF = 2 per second, temperature = 1 per 30 seconds		62		μΑ
TRANSMITTER: BOOST SWIT	CH _{ER}					
Output Voltage Range				9 30		V
Programmable Output Voltage Step Size				1.7		V
Output Switching Frequency			100		200	kHz
Current-Limit Trip Level	V _{CS-SW}		100	150	200	mV
TRANSMITTER: FET GATE DR	IVER					
External FET Gate Charge	QG				2	nC
Rise Time	t _R	C _L = 1nF (Figure 2, Note 3)		100		ns
Fall Time	t _F	C _L = 1nF (Figure 2, Note 3)		100		ns
TRANSMITTER: HIGH-VOLTAG	E REGULAT	OR				
Output Voltage Range		Low		5.4		V
Output Voltage Range		High		26.4		V
Programmable Output Voltage Step Size				1.7		V
Output Voltage Accuracy				5		%
Load Regulation		I _{LOAD} = 15mA		150		mV

Electrical Characteristics (continued)

 $(V_{CC} = +2.3V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

		••	00		, ,	
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
TRANSMITTER: PIEZO DRIVE	R		1			
Driver Output Resistance Pulling Down (n-Channel)	R _{ON-N-PD}	V _{IN} = 10V, I _{LD} =10mA		50		Ω
Driver Output Resistance Pulling Up (p-Channel)	R _{ON-P-PU}	V _{IN} = 10V, I _{LD} =10mA		50		Ω
Output Leakage Current	I _{LK-PD}			0.05		μA
Rise Time	t _{R-PD}	C _L = 1nF		100		ns
Fall Time	t _{F-PD}	C _L = 1nF		100		ns
FILTER SPECIFICATION						
Input Amplitude			1		10	mV
Differential Input Impedance				4		kΩ
Programmable Gain Resolution	Per bit			1.5		dB
COMPARATOR SPECIFICATIO	N					
Input Offset Voltage	VOFFSET	C_OFFSETUP or C_OFFSETDN register programmed to 00h		2		mV
Input Offset Step Size	V _{STEP}			1		mV
Receiver Sensitivity	V _{SENS}	Stop hit detect level	10			mV _{P-P}
ANALOG RECEIVER: BANDPA	SS FILTER					
Center Frequency Accuracy	f _{0A}	f = 200kHz		6		%
0.5				4		
Q Range				12		- Hz/Hz
Q Accuracy				20		%
200kHz PERFORMANCE						1
A1 Differential Gain		200kHz, V _{IN} = 6mV _{P-P}		10		V/V
UP/DN Gain Match				±1		%

Electrical Characteristics (continued)

(V_{CC} = +2.3V to +3.6V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = 3.3V and T_A = +25°C.) (Notes 2, 3)

PA	RAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
	PGA[3:0] = 0000b			V _{IN} = 19.0mV _{P-P}		3.16		
	PGA[3:0]= 0001b]	V _{IN} = 16.3mV _{P-P}		3.69		
	PGA[3:0]= 0010b]	V _{IN} = 14.0mV _{P-P}		4.30		
	PGA[3:0]= 0011b]	V _{IN} = 12.0mV _{P-P}		5.01		
	PGA[3:0]= 0100b			$V_{IN} = 10.3 mV_{P-P}$		5.84		
	PGA[3:0]= 0101b			V _{IN} = 8.80mV _{P-P}		6.81		
	PGA[3:0]= 0110b]	$V_{IN} = 7.55 \text{mV}_{P-P}$		7.94		
PGA Gain	PGA[3:0]= 0111b		V _{OUT} = 600mV _{P-P}	$V_{IN} = 6.48 \text{mV}_{P-P}$		9.26		
PGA Gain	PGA[3:0]= 1000b		0001 - 00000 P-P	$V_{IN} = 5.56 mV_{P-P}$		10.8		
	PGA[3:0]= 1001b		-	V _{IN} = 4.76mV _{P-P}		12.6		
	PGA[3:0]= 1010b			$V_{IN} = 4.09 \text{mV}_{P-P}$		14.7		
	PGA[3:0]= 1011b			V _{IN} = 3.51mV _{P-P}		17.1		
	PGA[3:0]= 1100b			$V_{IN} = 3.02 m V_{P-P}$		20.0		
	PGA[3:0]= 1101b			$V_{IN} = 2.58 \text{mV}_{P-P}$		23.3		
	PGA[3:0]= 1110b			$V_{IN} = 2.21 \text{mV}_{P-P}$		27.1		
	PGA[3:0]= 1111b			V _{IN} = 1.90mV _{P-P}		31.6		
Filter Gain a	at 200kHz Trim		V _{IN} = 19mV _{P-P}			1.0		V/V
Filter Gain v	vith Bypass		V _{IN} = 19mV _{P-P}			0.01		V/V

Electrical Characteristics (continued)

 $(V_{CC} = +2.3V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIME MEASUREMENT UNIT	1					
Measurement Range	t _{MEAS}	Time of flight	4		8000	μs
Time Measurement Accuracy	tACC	Differential time measurement		700		ps
Time Measurement Resolution	t _{RES}			3.8		ps
EXECUTION TIMES						
Power-On-Reset Time		V _{CC} MIN to POR bit set		275		μs
Case Switch Time		CSW pin logic-high until CSWI bit set		20		ns
CAL Command Time		Command received until CAL bit set		1.25		ms
SERIAL PERIPHERAL INTERF	ACE (Figure 1	and Figure 2)				
DIN to SCK Setup	t _{DC}				20	ns
SCK to DIN Hold	t _{CDH}			2	20	ns
SCK to DOUT Delay	t _{CDD}			5	20	ns
SCK Low Time		$V_{cc} \ge 3.0V$	25	4		
SCK LOW TIME	t _{CL}	$V_{cc} = 2.3V$	50	30		ns
SCK High Time	t _{CH}		25	4		ns
SCK Frequency	tsck				20	MHz
SCK Rise and Fall	t _R , t _F				10	ns
CE to SCK Setup	t _{CC}			5	40	ns
SCK to CE Hold	t _{CCH}				20	ns
CE Inactive Time	t _{CWH}			2	40	ns
CE to DOUT High Impedance	t _{CCZ}			5	40	ns

Note 2: All voltages are referenced to ground. Current entering the device are specified as positive and currents exiting the device are negative.

Note 3: Limits are 100% production tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Recommended External Crystal Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
32kHz Nominal Frequency	f _{32K}			32.768		kHz
32kHz Frequency Tolerance	∆f _{32K} /f _{32K}	25°C	-20		+20	ppm
32kHz Load Capacitance	C _{L32K}			12.5		pF
32kHz Series Resistance	R _{S32K}				70	kΩ
4MHz Crystal Nominal Frequency	f _{4M}			4.000		MHz
4MHz Crystal Frequency Tolerance	$\Delta f_{4M}/f_{4M}$	25°C	-30		+30	ppm
4MHz Crystal Loadapacitance	C _{L4M}			12.0		pF
4MHz Crystal Series Resistance	R _{S4M}				120	Ω
4MHz Ceramic Nominal Frequency				4.000		MHz
4MHz Ceramic Frequency Tolerance		25°C	-0.5		+0.5	%
4MHz Ceramic Load Capacitance				30		pF

Timing Diagrams




Figure 1. SPI Timing Diagram Read

Timing Diagrams (continued)





Figure 2. SPI Timing Diagram Write

Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	32KX1	Connections for 32.768kHz Quartz Crystal, Connect a 12pF ceramic capacitor from each pin to ground. An external CMOS 32.768kHz signal can also drive the device. In this configuration, the
2	32KX2	32KX1 pin is connected to the external signal and the 32KX2 pin is left unconnected.
3	V _{DDISO}	LDO Supply Voltage. This pin should be decoupled to V_{SSISO} with a 100nF ceramic capacitor (Note 1).
4	4MX1	Connections for 4MHz Quartz Crystal, connect a 12pF ceramic capacitor from each pin to ground. A ceramic resonator can also be used. An external CMOS 4MHz signal can also drive
5	4MX2	the device. In this configuration, the 4MX1 pin is connected to the external signal and the 4MX2 pin is left unconnected.
6	CSW	CMOS Digital Input Case Switch. Active high tamper detect input.
7	CMP_OUT/UP_DN	CMOS output that indicates the direction (upstream or downstream) of which the pulse launcher is currently launching pulses OR the comparator output (Note 2).
8	BYPASS	Connect this pin to ground with a 100nF ceramic capacitor to provide stability for the on-board low-dropout regulator. The effective series resistance of this capacitor needs to be in the range of 1Ω to 2Ω (Note 3).

Pin Description (continued)

PIN	NAME	FUNCTION				
9	RST	Active-Low Reset (CMOS Digital Input). Performs the same function as a power-on reset (POR).				
10	CE	Active-Low Serial Peripheral Interface Chip Enable Input (CMOS Digital Input)				
11	SCK	Serial Peripheral Interface Clock Input (CMOS Digital Input)				
12	DIN	Serial Peripheral Interface Data Input (CMOS Digital Input)				
13	DOUT	Serial Peripheral Interface Data Output (CMOS Output)				
14	ĪNT	Active-Low, Open-Drain Interrupt Output. The pin is driven low when the device requires service from the host microprocessor.				
15	WDO	Active-Low, Open-Drain Watchdog Output. The pin is driven low when the watchdog counter reaches zero (if enabled).				
16	CPL	Negative terminal of the flying capacitor for the voltage doubler. Connect this pin to CPH with a 100nF ceramic capacitor. (Note 4)				
17	СРН	Positive terminal of the flying capacitor for the voltage doubler. Connect this pin to CPL with a 100nF ceramic capacitor. (Note 4,5)				
18	V _{DD}	Supply Voltage. This pin should be decoupled to $V_{\mbox{SS}}$ with a 100nF and a 22µF ceramic capacitor (Note 1).				
19	FETG	PWM Modulated CMOS Gate Driver Output for External n-Channel Power Transistor used in the Boost Switcher. Place a 25Ω series resistor between this pin and the transistor gate.				
20	V _{2X}	Connect this pin to ground with a 100nF ceramic capacitor to provide stability for the on-board voltage doubler (Notes 3, 4).				
21	COMP	Error-Amplifier Output of Boost Converter. Connect the frequency-compensation network between COMP and AVSS. See Figure 6 (Notes 3, 4).				
22	V _{SS_SW}	High-Current Ground Return for the Boost Switcher. Connect the current-sense resistor between this pin and CSIN+ (Note 4).				
23	CSIN	Positive Analog Input to the Current-Sense Amplifier for the Boost Switcher. Connect the current- sense resistor between this pin and CSIN (Note 4).				
24	TX_DNN	Connect to the negative terminal of the piezo transducer located downstream of the gas flow. Performs the launching and receiving functions required for a time-of-flight measurement. In the launch case, it is the negative output of the bridged differential output driver pair. In the receive case, it is the negative input of the analog differential return signal from the piezo transducer (Notes 2, 4).				
25	TX_DNP	Connect to the positive terminal of the piezo transducer located downstream of the gas flow. Performs the launching and receiving functions required for a time-of-flight measurement. In the launch case, it is the positive output of the bridged differential output driver pair. In the receive case, it is the positive input of the analog differential return signal from the piezo transducer (Notes 2, 4).				
26	V _{SS}	Ground Connection				
27	VP	Resulting High-Voltage Bias Generated by the Boost Switcher Circuit. Used as the supply for the high-voltage regulator and to generate the feedback voltage fed into the error-amplifier for closed loop control. (Notes 3, 4).				

Pin Description (continued)

PIN	NAME	FUNCTION
28	V _{PR}	Connect this pin to ground with a 1μ F ceramic capacitor to provide stability for the on-board high-voltage regulator. When the high-voltage regulator is not used and constantly disabled, short this pin to VP (Notes 3, 4).
29	TX_UPN	Connected to the negative terminal of the piezo transducer located upstream of the gas flow. Performs the launching and receiving functions required for a time-of-flight measurement. In the launch case, it is the negative output of the bridged differential output driver pair. In the receive case, it is the negative input of the analog differential return signal from the piezo transducer (Notes 2, 4).
30	TX_UPP	Connected to the positive terminal of the piezo transducer located upstream of the gas flow. Performs the launching and receiving functions required for a time-of-flight measurement. In the launch case, it is the positive output of the bridged differential output driver pair. In the receive case, it is the positive input of the analog differential return signal from the piezo transducer (Notes 2, 4).
31	AVDD	Analog Supply Voltage. This pin should be decoupled to AVSS with a 100nF ceramic capacitor (Note 1).
32	RXP	Do Not Connect (DNC) When Utilizing the Internal Analog Front-End. Positive analog output from the selected transducer's differential return signal. When used with the CIP pin provides a way to construct an external analog front-end (Note 5).
33	RXN	Do Not Connect (DNC) When Utilizing the Internal Analog Front-End. Negative analog output from the selected transducer's differential return signal. When used with the CIN pin provides a way to construct an external analog front-end (Note 5).
34	CIN	Do Not Connect (DNC) When Utilizing the Internal Analog Front-End. Negative analog input to the differential receive comparator. When used with the RXN pin provides a way to construct an external analog front-end (Note 5). OR negative analog output of selectable AFE stages (Note 2).
35	CIP	Do Not Connect (DNC) When Utilizing the Internal Analog Front-End. Positive analog input to the differential receive comparator. When used with the RXP pin provides a way to construct an external analog front-end (Note 5). OR positive analog output of selectable AFE stages (Note 2).
36	AVSS	Ground Connection
37	32KOUT	CMOS Output That Repeats the 32kHz Crystal Oscillator Frequency
38	T1	Open-Drain Probe 1 Temperature Measurement (Note 5)
39	T2	Open-Drain Probe 2 Temperature Measurement (Note 5)
40	TC	Input/Output Temperature Measurement Capacitor Connection (Note 5)
EP	V _{SSISO}	Exposed Pad, Ground Connection

Note 1: A +2.7V to +3.6V supply. Typically sourced from a single lithium cell.


Note 2: Dual functionality pin.

Note 3: Do not connect to additional non-recommended external circuitry.

Note 4: High-voltage tolerant.

Note 5: This pin can be left open circuit if not needed.

Block Diagram



Detailed Description

The MAX35104 is a gas flow meter SoC targeted as an analog front-end solution for the ultrasonic gas meter and medical ventilator markets. With a time measurement accuracy of 700ps and automatic differential Time-of-Flight measurement, the device makes for simplified computation of gaseous flow. Power consumption is the lowest available with ultra-low 62μ A TOF measurement and 125nA duty-cycled temperature measurement.

Multihit (up to 6 per wave) capability with stop-enable windowing allows the device to be fine-tuned for the application. Internal analog switches, a configurable 3-stage integrated operational amplifier chain amplifier, and an ultra-low input offset comparator provide the analog interface and control for a minimal electrical bill of material solution. A programmable high-voltage (up to 30V) pulse launcher provides up to 19dB of transducer launch amplitude adjustment to compensate for transducer aging and temperature, pressure, humidity affects.

Early edge detection ensures measurements are made with consistent wave patterns to greatly improve accuracy and eliminate erroneous measurements. A built-in arithmetic logic unit provides TOF difference measurements and programmable receiver hit accumulators to minimize the host microprocessor access. For temperature measurement, the device supports a single 2-wire PT1000 platinum resistive temperature detector (RTD) or NTC thermistor. A simple 4-wire SPI interface allows any microcontroller to effectively configure the device for its intended measurement.




Figure 3. Time-of-Flight Up Measurement Sequence

Time-of-Flight (TOF) Measurement Operations

TOF is measured by launching pulses from one piezoelectric transducer and receiving the pulses at a second transducer. The time between when the pulses are launched and received is defined as the time of flight. The device contains the functionality required to create a string of pulses, sense the receiving pulse string, and measure the time of flight. The device can measure two separate TOFs, which are defined as TOF Up and TOF Down.

A TOF Up measurement has pulses launched from the TX_UPN and TX_UPP pins, which is connected to the downstream transducer. The ultrasonic pulse is received at the upstream transducer, which is connected to the TX_DNN and TX_DNP pins. A TOF Down measurement has pulses launched from the TX_DNN and TX_DNP pins, which is connected to the upstream transducer. The ultrasonic pulse is received at the downstream transducer er, which is connected to the TX_UPN and TX_UPP pins.

TOF measurements can be initiated by sending either the TOF_UP, TOF_DN, or TOF_DIFF commands. TOF_DIFF measurements can also be automatically executed using Event Timing Mode commands EVTMG1 or EVTMG2.

The steps involved in a single TOF measurement are described below and labeled in Figure 3.

- 1) The 4MHz oscillator and LDO is enabled with a programmable settling delay time set by the CLK_S[2:0] bits in Calibration and Control register.
- 2) The boost circuit is enabled and attempts to reach the targeted set output voltage. Once at the target voltage, the stabilization time to wait before moving to the next step is set by the ST[3:0] bits in the Switcher 2 register.
- 3) The pulse launcher drives the appropriate TX pins with a programmable sequence of pulses. The number of pulses launched is set by the PL[7:0] bits in the TOF1 register. The frequency of these 50% dutycycle pulses is set by the DPL[3:0] bits, also in the TOF1 register. The start of these launch pulses generates a start signal for the Time-to-Digital Converter (TDC) and is considered to be time zero for the TOF measurement. This is denoted in Figure 4.
- 4) After a programmable delay time set in TOF Measurement Delay register, the comparator and hit detector at the appropriate pins are enabled. This delay allows the receiver to start recording hits when the received wave is expected, eliminating possible false hits from noise in the system.
- 5) Once the pulse launcher has completed transmitting the sequence of pulses, the boost circuit is disabled.

- A common mode bias is enabled on the internal capacitor connecting the output of the bandpass filter to the input of the programmable offset comparator. This bias charge time is fixed at approximately 10µs.
- 7) The comparator is enabled.
- 8) Stop hits are detected according to the programmed preferred edge of the acoustic signal sequence received at the appropriate pins according to the setting of the STOP_POL bit in the TOF1 register. When a wave received at the receiving pins exceeds the Comparator Offset Voltage, which is set in the TOF6 and TOF7 registers, this wave is detected and identified as wave number 0. The width of the wave's pulse that exceeds the Comparator Offset Voltage is measured and stored as the t₁ time.
- The offset of the comparator then automatically and immediately switches to the Comparator Return Offset, which is set in the TOF6 and TOF7 registers.
- 10) The t₂ wave is detected and the width of the t₂ pulse is measured and stored as the t₂ time. The wave number for the measurement of the t₂ wave width is set by the T2WV[5:0] bits in the TOF2 register.
- 11) The preferred number of stop hits are then detected. For each hit, the measured TOF is stored in the appropriate HITxUPINT and HITxUPFrac or HITx-DNINT and HITxDNFRAC registers. The number of hits to detect is set by the STOP[2:0] bits in the TOF2 register. The wave number to measure for each stop hit is set by the Hitx Wave Select bits in the TOF3, TOF4, and TOF5 registers.
- 12) After receiving all the programmed hits, the device calculates the average of the recorded hits and stores this to AVGUPINT and AVGUPFrac or

AVGDNInt and AVGDNFrac. The ratio of t_1/t_2 and t_2/t_1DEAL are calculated and stored in the WVRUP or WVRDN register.

13) Once all the hit data, wave ratios, and averages become available in the Results registers, the TOF bit in the Interrupt Status register is set and the INT pin is asserted (if enabled) and remains asserted until the Interrupt Status register is accessed by the microprocessor with a Read register command.

The computation of the total time of flight is performed by counting the number of full and fractional 4MHz clock cycles that elapsed between the launch start and a hit stop as shown in Figure 4.

Table 1. Two's Complement TOF_DIFFConversion Example

REGISTE	REGISTER VALUE		
TOF_DIFFInt (hex)	TOF_DIFFFrac (hex)	TOF DIFF Value (ns)	
7FFF	FFFF	8,191,999.9962	
001C	0403	7,003.9177	
0001	00A1	250.6142	
0000	0089	0.5226	
0000	0001	0.0038	
0000	0000	0.0000	
FFFF	FFFF	-0.0038	
FFFF	FFC0	-0.2441	
FFFE	1432	-480.2780	
FF1C	8001	-56,874.9962	
8000	0000	-8,192,000.0000	




Figure 4. Start/Stop for Time-to-Digital Timing

Each TOF measurement result is comprised of an integer portion and a fractional portion. The integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the integer is 7FFFh or (2¹⁵ - 1) x t_{4MHz} or ~ 8.19ms. The maximum size of the fraction is FFFFh or (2¹⁶ - 1)/2¹⁶ x t_{4MHz} . or ~ 249.9961 ns.

Pulse Echo TOF Mode

The device also has a pulse echo mode of operation. This mode allows time-of-flight measurements to be taken when only one transducer is used. The sole transducer transmits the high-voltage pulses and then receives the return signal. The time-of-flight measurement operation acts exactly as described in steps 1–13 except that the common mode of the AFE is applied to the same pins that transmitted the high-voltage pulses (Figure 5A).

The resulting data from the measurement is reported in the same manner as described in the TOF_UP, TOF_ DOWN, or TOF_DIFF sections depending upon which command was executed.

The pulse echo mode is enabled by setting the PECHO bit in the Switcher 2 Register.

Early Edge Detect

The Early Edge Detect method of measuring the TOF of acoustic waves is used for all the TOF commands including TOF_UP, TOF_DN, and TOF_DIFF. This method allows the device to automatically control the input offset voltage of the receiver comparator so that it can provide advanced measurement accuracy. The input offset of the receiver comparator can be programmed with a range +127 LSBs if triggering on a positive edge and -127 LSBs if triggering on a negative edge, with 1 LSB = $V_{CC}/3072$. Separate input offset settings are available for the Upstream received signal and the Downstream received signal. The input offset for the Upstream received signal is programmed using the C OFFSETUP[6:0] bits in the TOF6 register,. The input offset for the Downstream received signal is programmed using the C_OFFSETDN[6:0] bits in the TOF7 register. Once the first hit is detected, the time t₁ equal to the width of the earliest detectable edge is measured. The input offset voltage is then automatically and immediately returned to a preprogrammed comparator offset value. This return offset value has a range of +127 LSB's to -128 LSB's in 1 LSB steps and is programmed into the C OFFSETUPR[7:0] bits in the TOF6 register for the Upstream received signal and programmed into the C OFFSETDNR[7:0] bits in the TOF7 register. This preprogrammed comparator offset return value is provided to allow for common-mode shifts that can be present in the received acoustic wave.

The device is now ready to measure the successive hits. The next selected wave that is measured is the t_2 wave. In the example in Figure 5B, this is the 7th wave after the Early Edge Detect wave. The selection of the t_2 wave is made with the T2WV[5:0] bits in the TOF2 register.

With reference to Figure 5B, the ratio t_1/t_2 is calculated and registered for the user. This ratio allows determination of abrupt changes in flow rate, received signal strength, partially filled tube detection, and empty tube. It also provides noise suppression to prevent erroneous edge detection. Also, the ratio t_2/t_{iDEAL} is calculated and registered for the user. For this calculation, t_{IDEAL} is one-half the period of launched pulse. This ratio adds confirmation that the t_2 wave is a strong signal, which provides insight into the common mode offset of the received acoustic wave.




Figure 5A. Pulse Echo Measurement Mode




Figure 5B. Early Edge Detect Received Wave Example

TOF Error Handling

Any of the TOF measurements can result in an error. If an error occurs during the measurement, all the associated registers report FFFFh. If a TOF_DIFF is being performed, the TOF_DIFFInt and TOF_DIF_Frac registers report 7FFFh and FFFFh, respectively. The TOF_DIFF_AVG Results registers do not include the error measurement. If the measurement error is caused by the time measurement exceeding the timeout set by the TIMOUT[2:0] bits in the TOF2 register, then the TO bit in the Interrupt Status register is set and the INT device pin is asserted (if enabled).

Step-Up DC-DC Controller

In order to increase the power transferred to the transducers during a launch sequence which is required to counteract the high attenuation factors for ultrasonic waves in gaseous mediums the device contains an integrated DC-DC Step-Up controller designed to operate in discontinuous-conduction mode (DCM boost). The controller provides adjustable-output voltage operation including programmable stabilization times with built in under voltage monitoring. The MAX35104's integrated gate driver utilizes the onboard voltage double in order to drive an external N-channel MOSFET's gate from ground to 2 x V_{DD}. The controller uses an external sense resistor to control the peak inductor current and operates at adjustable switching frequencies. The integrated boost controller in enabled and disabled automatically by the device. The logic enables the boost before executing a time of flight command and disables the boost once the transmit pulse train is complete, see example timing in the Figure 3. The boost is disabled upon completion of the transmit pulses in order to reduce overall system power consumption as well as to eliminate any controller switching noise that would be introduced during the return signal's timing measurements.

Control and Operation

The switching frequency of the controller is programmable from 100kHz to 200kHz in 4 steps set by the SFREQ[1:0] bits in the Switcher 1 register. In order to set the output voltage the controller uses an outer loop feedback topology along with a peak current mode inner loop control.

The controller's outer loop targets an output voltage from 9V to 30V based on the programmed value set by the VS[3:0] bits in the Switcher 1 register. An internal error amplifier creates a control voltage, which generates a duty-modulated signal to control the operation of the internal gate driver used to switch the external MOSFET.

Additionally, the MOSFET's source needs an external current sense resistor, which feeds back the inductor's current per cycle as a voltage and compares with the error amplifier's output to further adjust the duty-modulated signal, thus forming an inner loop.

The controller has an undervoltage comparator that determines if the target output voltage is at target voltage, considered power good, or undervoltage. If the output voltage is below target, the switcher operates in startup limit mode that is determined by user selectable peak current limit set by the LT_S[3:0] bits in the Switcher 2 register. This is essentially a slew rate control on how fast the boost powers up and can be used to control the current signatures seen by the supply battery. After the output voltage crosses the undervoltage threshold, the switcher runs in normal duty mode. There is an additional optional peak current limit setting for the normal duty mode that is set by the LT N[3:0] bits in the Switcher 2 register. Once in normal duty mode the device waits a programmable switcher stabilization time before a launch sequence begins. The stabilization time ensure that the controller has reaches a stable and repeatable output voltage each time it is powered. This time is set by the ST[3:0] bits in the Switcher 2 register. See Figure 6.

Compensation Component Values

In order to achieve standard operations the boost controller requires that proper loop compensation be applied to the error-amplifier output (COMP pin). The goal of the compensator design is to achieve the desired closed-loop bandwidth and sufficient phase margin at the crossover




Figure 6. Boost Circuits Components

frequency of the open-loop gain-transfer function of the converter. The error amplifier included in the devices is a transconductance amplifier. Figure 6 shows the compensation network used to apply the necessary loop compensation for the example inductor and output capacitor values provided, where:

 $RZ = 22k\Omega$ CP = 470pFCZ = 10nF

RSENSE

The external sense resistor value determines the peak allowable inductor current. For a given limit trim setting, $LT_N[3:0]$ and $LT_S[3:0]$ in the Switcher 2 register. Adjust the RSENSE value to adjust the peak allowable current. Select RSENSE based on the following criteria:

Resistor Value: Select an RSENSE resistor value in which the largest desired current would result in a 200mV fullscale current sense voltage. Assuming an LT_x setting of 0h, select RSENSE in accordance to the following equation and see <u>Table 2</u> for examples:

RSENSE = 200mV/(Max Current)

Power Dissipation: Select a sense resistor that is rated for the max expected current and power dissipation (wattage). The sense resistor's value might drift if it is allowed to heat up excessively.

Kelvin Sense

For best performance, a Kelvin Sense arrangement is recommended for sense resistor as shown in <u>Figure 7</u>. In a Kelvin Sense arrangement, the voltage-sensing nodes across the sense element are placed such that they measure the true voltage drop across the sense element and not any additional excess voltage drop that can occur in the copper PCB traces or the solder mounting of the sense element. Routing the differential sense lines along the same path to the device and keeping the path short also improves the system performance. The analog differential current-sense traces should be routed close together to maximize common-mode rejection.

Power Transistor

Use an n-channel MOSFET power transistor with the MAX35104. To ensure the external n-channel MOSFET (nFET) is turned on hard, use logic-level or low-threshold nFETs such that the MAX35104's internal gate driver's 2 x V_{DD} supply voltage is sufficient for proper switching operation. nFETs provide the highest efficiency because they do not draw any DC gate-drive current. When selecting

an nFET, three important parameters are the total gate charge (Qg), on-resistance ($R_{DS(ON)}$), and reverse transfer capacitance (CRSS).

Qg takes into account all capacitances associated with charging the gate. Use the typical Qg value for best results; the maximum value is usually grossly over specified since it is a guaranteed limit and not the measured value. The typical total gate charge should be 50nC or less. With larger numbers, the FETG pins may not be able to adequately drive the gate.

The two most significant losses contributing to the nFET's power dissipation are I²R losses and switching losses. Select a transistor with low $r_{DS(ON)}$ and low CRSS to minimize these losses.

Determine the maximum required gate-drive current from the Qg specification in the nFET data sheet. The MAX35104's maximum allowed switching frequency is 200kHz, so the maximum current required to charge the nFET's gate is $f(max) \times Qg(typ)$. Use the typical Qg number from the transistor data sheet. For example, the Si9410DY has a Qg(typ) of 17nC (at V_{GS} = 5V), therefore, the current required to charge the gate is:

IGATE (max) = (300kHz) (17nC) = 5.1mA

The bypass capacitor (C1) on the voltage double pin V2X must instantaneously furnish the gate charge without excessive droop (e.g., less than 200mV):

Continuing with the example, ΔV + = 17nC/0.1µF = 170mV. Figure 6 uses an IRLM10060TRPBF logic-level nFET with

a guaranteed threshold voltage (V_{TH}) of 2.5V.

RLIM (Ω)	LIMIT TRIM SETTING (STARTUP AND NORMAL)	CSIN TRIP VOLTAGE (V)	MAX CURRENT (A)
	0	0.2	2
0.1	1	0.4	4
0.1	2	0.8	8
	4	1.6	16
	0	0.2	0.8
0.05	1	0.4	1.6
0.25	2	0.8	3.2
	4	1.6	6.4
	0	0.2	0.4
0.5	1	0.4	0.8
0.5	2	0.8	1.6
	4	1.6	3.2
	0	0.2	0.2
4	1	0.4	0.4
1	2	0.8	0.8
	4	1.6	1.6
	0	0.2	0.1
0	1	0.4	0.2
2	2	0.8	0.4
	4	1.6	0.8

Table 2. RSENSE Example Values

Note: The current must be large enough such that the switcher can reach its target output voltage (< 1s).




Figure 7. Kelvin Sense Connection Layout Example

Inductor (L)

Practical inductor values range from 5µH to 150µH. 56µH is a good choice for most applications. Larger inductance values tend to increase the startup time slightly, while smaller inductance values allow the coil current to ramp up to higher levels before the over current switch halts switching, increasing the ripple at light loads. Inductors with a ferrite core or equivalent are recommended; powder iron cores are not recommended for use with high switching frequencies. Make sure the inductor's saturation current rating (the current at which the core begins to saturate and the inductance starts to fall) exceeds the peak current rating set by R_{SENSE} . For highest efficiency, use a coil with low DC resistance, preferably under 20m Ω . To minimize radiated noise, use a toroid, a pot core, or a shielded coil.

Diode

The device high switching frequency demands a highspeed rectifier. Schottky diodes such as the B340A-13-F are recommended. Make sure the Schottky diode's average current rating exceeds the peak current limit set by R_{SENSE} , and that its breakdown voltage exceeds V_{OUT}.

Output Filter Capacitor

The primary criterion for selecting the output filter capacitor is low effective series resistance (ESR). The product of the peak inductor current and the output filter capacitor's ESR determines the amplitude of the ripple seen on the output voltage. Smaller-value and/or higher- ESR capacitors are acceptable for light loads or in applications that can tolerate higher output ripple. Since the output filter capacitor's ESR affects efficiency, use low-ESR capacitors for best performance.

Piezo Driver Regulator

The MAX35104 provides an internal high voltage low dropout linear regulator. The input to this regulator is the boost switcher's output and the output of the regulator supplies the high side bias used for the CMOS push pull

high voltage transducer drivers. The regulator is used to provide a more stable higher bandwidth source from which the transducers can be driven. This helps mitigate any loading mismatches between the two transducers and provides a more repeatable launch signature between upstream and downstream measurements, ultimately reducing overall system error.

The high-voltage linear regulator operates from 5.4V to 27V in programmable 1.7V steps set by the VS[3:0] bits in the Switcher 1 register. There is an option to not use the high voltage regulator in the case where it is not desired and the switcher voltage is deem sufficient to drive the transducers. Disable the regulator with the HREG_EN bit in the Switcher 1 register. When disabled the VPR and VP pins must be externally shorted together.

When the regulator is enabled, its output is cycled off and on automatically by the device at the same time as the boost switcher, see example timing Figure 3.

Output Capacitor Selection

For stable operation over the full temperature range, use a low-ESR 1 μ F (min) 0805 ceramic output capacitor on the VPR pin. Ceramic capacitors exhibit capacitance and ESR variations over temperature. Ensure that the minimum capacitance under worst-case conditions does not drop below 1 μ F to ensure output stability. With a 1 μ F X7R dielectric, is sufficient at all operation temperatures.

Transducer Driver

The device has two integrated high voltage full-bridge transducer drivers, one for the upstream and one for the downstream transducer as shown in Figure 8. The drivers direct connect to the transducers without any external components required. The drivers can also be configured to drive the transducer in a single-ended manner. Set the single-ended drive enable bit, SD_EN, in the AFE 1 register. In this configuration, the negative terminal of the drivers are held at ground and the positive terminal is modulated between the high-voltage node and ground.




Figure 8. Piezo Driver Connection

Analog Front-End

The device has a programmable analog front-end used to condition the return signal before the signal is used to determine when the stop-hit timing should occur. This analog front-end consists of two amplifications stages, followed by a band pass filter, which feeds into the final comparator. The return signal is sampled differentially from the transducer. The entire AFE operates differentially all the way to the final comparator. By operating differently, the receive chain is less susceptible to noise injections applied to the common mode, providing an additional level of system accuracy and robustness.

The first stage is a fixed 20dB gain amplifier. An internal analog switch automatically connects the input of this amplifier to the appropriate receiving transducer. When enabled, the input is pulled to VBIAS ~0.7V through $2k\Omega$ input resistance. The valid input range for the first amplification stage, and, therefore, the targeted return amplitude from the receiving transducer is 1mV to 10mV.

The second amplification stage is a programmable gain amplifier (PGA). The PGA is has a programmable range from 10 dB to 30dB in 1.33dB steps set by the PGA[3:0] bits in the AFE 1 register. Figure 9 shows the possible gain settings and input voltage amplitude combinations. The ideal input amplitude for the differential stop comparator is 350mV and therefore this should be the target for the output of the AFE. Table 3 shows ideals settings highlighted in green for all return signal amplitudes.

The bandpass filter is a 2-pole bandpass filter with programmable Q and center frequency. The Q of the filter can be adjusted with four programmable options in the range for 4.2 to 12 (Hz/Hz) set by the LOWQ[1:0] bits in the AFE 1 register. The center frequency is programmable from 125kHz to 500kHz in 3kHz steps set by the F0[6:0] bits in the AFE 2 register. The MAX35104 provides an integrated and automated center-frequency calibration routine that can be used to select and set the appropriate center frequency. To use this feature send the BYPASS_CALIBRATE command and wait until the complete bit is set. This routine performs the required calibration and automatically sets the F0 Adjust settings, bits F0[6:0] in the AFE 2 register to the correct value.

The bandpass filter can be bypassed as shown in Figure 9 by enabling the BP_BP bit in the AFE1 register. If the internal analog front-end is not required it can be completely bypassed by externally shorting the RNX/RXP pins to the CIN/CIP pins as shown in Figure 9 and setting the AFE_BYPASS bit in the AFE1 register. This allows for an external AFE to be constructed with external components. The CIN/CIP pins can also be used to output each stage of the AFE by setting the AFEOUT[1:0] bits in the AFE 2 register.




Figure 9. Analog Front-End

					TRANSD	UCER REC	EIVE SIG	NAL (V)]
		0.001	0.002	0.003	0.004	0.005	0.006	0.007	0.008	0.009	0.01]
	3.16	0.03	0.06	0.09	0.13	0.16	0.19	0.22	0.25	0.28	0.32	
	3.69	0.04	0.07	0.11	0.15	0.18	0.22	0.26	0.30	0.33	0.37	
	4.3	0.04	0.09	0.13	0.17	0.22	0.26	0.30	0.34	0.39	0.43	
	5.01	0.05	0.10	0.15	0.20	0.25	0.30	0.35	0.40	0.45	0.50	
	5.83	0.06	0.12	0.17	0.23	0.29	0.35	0.41	0.47	0.52	0.58	ε
(V/V)	6.8	0.07	0.14	0.20	0.27	0.34	0.41	0.48	0.54	0.61	0.68	
SS (7.93	0.08	0.16	0.24	0.32	0.40	0.48	0.56	0.63	0.71	0.79	SIGNAL
NI.	9.24	0.09	0.18	0.28	0.37	0.46	0.55	0.65	0.74	0.83	0.92	
SETTINGS	10.76	0.11	0.22	0.32	0.43	0.54	0.65	0.75	0.86	0.97	1.08	оитрит
S N	12.55	0.13	0.25	0.38	0.50	0.63	0.75	0.88	1.00	1.13	1.26	UT
GAIN	14.62	0.15	0.29	0.44	0.58	0.73	0.88	1.02	1.17	1.32	1.46	
	17.04	0.17	0.34	0.51	0.68	0.85	1.02	1.19	1.36	1.53	1.70	AFE
	19.86	0.20	0.40	0.60	0.79	0.99	1.19	1.39	1.59	1.79	1.99	
	23.15	0.23	0.46	0.69	0.93	1.16	1.39	1.62	1.85	2.08	2.32	
	26.98	0.27	0.54	0.81	1.08	1.35	1.62	1.89	2.16	2.43	2.70	
	31.44	0.31	0.63	0.94	1.26	1.57	1.89	2.20	2.52	2.83	3.14	

Table 3. Example Gain Settings

Temperature Measurement Operations

A temperature measurement is a time measurement of the RC circuit connected to the temperature port device pins T1, T2, and TC. The TC device pin has a driver to charge the timing capacitor.

<u>Figure 6</u> depicts a $10k\Omega$ NTC thermistor with a 10nF NPO COG 30ppm/°C capacitor. It shows two dummy cycles with two temperature port-evaluation measurements and two real temperature port measurements.

The Dummy 1 and Dummy 2 cycles represent preamble measurements that are intended to eliminate the dielectric absorption of the temperature measurement capacitor. These Dummy cycles are executed using a thermistor Emulation resistor of 1000 Ohms internal to the device. This Dummy path allows the dielectric absorption effects of the capacitor to be eliminated without causing the thermistor to be unduly self-heated. The number of Dummy measurements to be taken ranges from 0 to 7. This parameter is configured by setting the PRECYC[2:0] bits in the Event Timing 2 register.

Following the dummy cycles, an evaluation, TXevaluate, is performed. This measurement allows the device to maximize power efficiency by evaluating the temperature of the thermistor with a coarse measurement prior to a real measurement. The coarse measurement provides

an approximation to the TDC converter. During the real measurement, the TDC can then optimize its measurement parameters to use power efficiently. These evaluate cycles are automatically inserted. The time from the start of one port's temperature measurement to the next port's temperature measurement is set using with the PORTCYC[1:0] bits in the Event Timing 2 register.

Once all the temperature measurements are completed, the times measured for each port are reported in the corresponding TxInt and TxFrac Results registers. The TE bit in the Interrupt Status register is also set and the INT pin is asserted (if enabled).

Actual temperature is determined by a ratio-metric calculation. If T2 is connected to a thermistor and T1 is connected to the reference resistor (as shown in the System Diagram), then the ratio of T2/T1 = $R_{THERMISTOR}/R_{REF}$. The ratio $R_{THERMISTOR}/R_{REF}$. can be determined by the host microprocessor and the temperature can be derived from a lookup table of Temperature vs. Resistance for the thermistor utilizing interpolation of table entries if required.

Temperature Error Handling

The temperature measurement unit can detect open and/ or short circuit temperature probes. If the resultant temperature reading in less than 8μ s, then the device writes a value of 0000h to the corresponding Results registers to

Gas Flow Meter SoC

TDF FREQUENCY (Hz)	MINIMUM NEXT SAMPLE PERIOD (S)	MAXIMUM NEXT SAMPLE PERIOD (S)	LSB WEIGHT (S)
0.50	0.082	1.00	2.0E-3
1.00	0.084	2.00	3.9E-3
1.50	0.086	2.99	5.9E-3
2.00	0.088	3.99	7.8E-3
2.50	0.090	4.99	9.8E-3
3.00	0.092	5.99	11.7E-3
3.50	0.094	6.99	13.7E-3
4.00	0.096	7.98	15.6E-3
4.50	0.098	8.98	17.6E-3
5.00	0.100	9.98	19.5E-3
5.50	0.101	10.98	21.5E-3
6.00	0.103	11.98	23.4E-3
6.50	0.105	12.97	25.4E-3
7.00	0.107	13.97	27.3E-3
7.50	0.109	14.97	29.3E-3
8.00	0.111	15.97	31.3E-3

Table 4. Randomizer Sampling

indicate a short circuit temperature probe. If the measurement process does not discharge the TC pin below the threshold of the internal temperature comparator within 2µs of the time set by the PORTCYC[1:0] bits in the Event Timing 2 register, then an open circuit temperature probe error is declared. The MAX35104 writes a value of FFFFh to the corresponding results registers to indicate an open circuit temperature probe, the TO bit in the Interrupt Status register is set, and the INT pin is asserted (if enabled). If the temperature measurement error is caused by any other problems, then the device writes a value of FFFFh to each of the temperature port results registers indicating that all the temperature port measurements are invalid.

Event Timing Operation

The Event Timing mode of operation is an advanced feature that allows the user to configure the device to perform automatic measurement cycles. This allows the host microcontroller to enter low power mode and only awaken upon assertion of the INT pin (if enabled) when new measurement data is available. By using the TOF_DIFF and Temperature commands and configuring the appropriate TOFx registers and the Event Timing registers, the Event Timing Modes directs the device to provide complete data for a sequence of measurements captured on a cyclical basis. There are three versions of the EVTMG commands.

- EVTMG2: Performs automatic TOF_DIFF measurements. The parameters and operation of the TOF measurement are described in the Time-of-Flight Measurement section.
- EVTMG3: Performs automatic Temperature measurements. The parameters and operation of the Temperature measurements are described in the Temperature Measurement section.
- EVTMG1: Performs automatic TOF_DIFF and Temperature measurements.

Continuous Event Timing Operation

The device can be configured to continue running Event Timing sequences at the completion of any sequence. If the ET_CONT bit in the Calibration and Control register is set, the currently executing EVTMGx command continues to execute until a HALT command is received by the device. If the ET_CONT bit is clear, automatic execution of Event Timing stops after the completion of a full sequence of measurements.

Continuous Interrupt Timing Operation

When operating in Event Timing Mode, the \overline{INT} pin can be asserted (if enabled) either after each TOF or Temperature measurement, or at the completion of the sequence of measurements. If the CONT_INT bit in the Calibration and Control register is set to a 1, then the \overline{INT} pin is asserted (if enabled) at the completion of each TOF or Temperature command. This allows the host microcontroller to interrogate the current Event for accuracy of measurement. If the CONT_INT bit is set to a 0, then the \overline{INT} pin is only asserted (if enabled) at the completion of a sequence of measurements. This allows the host microcontroller to remain in a low-power sleep mode and only wake-up upon the assertion of the \overline{INT} pin.

TOF Sample Randomizer

The device has the ability to randomize the TOF samples when operating in event timing mode, given a sample frequency as selected by the TDF[3:0] bits, the subsequent samples in the sequence occur at a period $\pm(1/F)$ from the previous sample.

This is accomplished using a 9-bit linear feedback shift register (LFSR) to randomize the internals between successive samples. The feedback polynomial implemented for the LFSR is $x^9 + X^5 + 1$.

For example, if TDF[3:0] is set to 0, which is a sample frequency of 0.5s and an event timing mode is initiated, the first sample occurs 0.5s after that start. The subsequent samples occur at a time between 0.082s and 1s after the start of the previous sample, and so on. The times are start-to-start times.




Figure 10. Temperature Command Execution Cycle Example

Error Handling During Event Timing Operation

During execution of Event Timing modes, any error that occurs during a TOF_DIFF or Temperature measurement are handled as described in the corresponding error handling sections. Calibration can also be executed during Event Timing operation, if programmed to do so with the Calibration Configuration bits in the Calibration and Control register. If a Calibration error occurs, this is handled as described in the *Error Handling during Calibration* section. If any of these errors occur, the Event Timing operation.

When making TOF measurements in Event Timing Mode, the device provides additional data in the TOF_Cycle_ Count/TOF_Range register that can be used to check the validity of all the TOF measurements. The TOF_ Cycle_Count is the number of valid error-free TOF measurements that were recorded during an Event Timing Sequence. If a TOF error occurs, the TOF_Cycle_Count register is not incremented. The TOF_Range is the range of all valid TOF measurements that were captured during a sequence.

When making temperature measurements in Event Timing Mode, the device provides additional data in the Temp_Cycle_Count register. This count increments after every valid error-free temperature measurement and can be used to check the validity of all the temperature measurements. In addition, the Temperature Average Results registers, TxAVG, are not updated with the error measurement if a temperature error occurs during Event Timing Operation.

Event Timing Mode 2

The EVTMG2 command execution causes the TOF_DIFF command to be executed automatically with programmable repetition rates and programmable total counts as shown in Figure 11.

During execution of the EVTMG2 command, each TOF_ DIFF command execution cycle causes the device to compute a TOF_DIFF measurement (AVGUP register minus AVGDN register) as well as the running average of TOF_DIFF measurements (TOFF_DIFF_AVG register). The setting of the TDF[3:0] bits in the Event Timing 1 register selects the rate at which TOF_DIFF commands are executed. The setting of the TDM[4:0] bits in the Event Timing 1 register determines the number of TOF_DIFF measurements to be taken during the sequence.

Once all the TOF_DIFF measurements in the sequence are captured, the TOF_DIFF_AVG register contains the average of the differences of the resultant AVGDN and AVGUP Results register content of each TOF_DIFF measurement. After the TOF_DIFF_AVG registers are updated, the TOF_EVTMG bit is set in the Interrupt Status register and the INT pin is asserted (if enabled).




Figure 11. EVTMG2 Command




Figure 12. EVTMG2 Pseudo Code

Event Timing Mode 3

The EVTMG3 command execution causes the Temperature command to be executed automatically with programmable repetition rates and programmable total counts as shown in Figure 13.

During execution of the EVTMG3 command, each Temperature command execution cycle computes the running average of the measurement of each temperature port. The results are provided in the Tx_AVGInt and TxAVGFrac Results registers.

The setting of the TMF[5:0] bits in the Event Timing 1 register selects the rate at which Temperature commands are executed. The setting of the TMM[4:0] bits in the Event Timing 2 register determines the number of temperature measurements to be taken during the sequence.

Once all the Temperature measurements in the sequence are captured, the Tx_AVGInt and TxAVGFrac Results registers contain the average of all the temperature measurements in the sequence. After these registers are updated, the Temp_EVTMG bit is set in the Interrupt Status register and the INT pin is asserted (if enabled).

Event Timing Mode 1

The EVTMG1 command execution causes the TOF_DIFF command and the Temperature Command to be executed automatically with programmable repetition rates and programmable total counts. In essence, both the EVTMG2 and EVTMG3 commands are simultaneously executed in a synchronous manner.

Setting up the TOF measurements for automatic execution in Event Timing Mode 1 is identical to setting these up for execution with Event Timing Mode 2. Likewise, setting up the Temperature Measurements is identical to setting these up for execution using Event Timing Mode 3.

If the TOF_DIF command repetition rate and the Temperature command repetition rate cause both measurements to be required at the same time, the TOFF_DIF command takes precedent. Upon completion of the TOFF_DIFF command, the pending Temperature command is executed, as shown in Figure 15.

Once all the TOF_DIFF measurements in the sequence are complete, the TOF_EVTMG bit in the Interrupt Status register is set and the INT pin asserts (if enabled). Likewise, when all the Temperature measurements in the sequence are completed, the Temp_EVTMG bit in the Interrupt Status register is set and the INT pin is asserted (if enabled). It should be noted that depending upon the selected rates and number of cycles, the TOF_DIFF and Temperature measurements can complete their sequences at different times. This causes the INT pin to be asserted (if enabled) before both sequences are complete.

Calibration Operation

For more accurate results, calibration of the TDC can be performed. Calibration allows the device to perform a calibration measurement that is based upon the 32.768kHz crystal, which is the most accurate clock in the system. This calibration is used when a ceramic oscillator is used in place of an AT-cut crystal for the 4MHz reference. The device automatically generates start and stop signals based upon edges of the 32.768kHz clock. The number of 32.768kHz clock periods that are used and then averaged are selected with the CAL PERIOD[3:0] bits in the Calibration and Control register. The TDC measures the number of 4MHz clock pulses that occur during the 32.768kHz pulses. The measured time of a 32.768kHz clock pulse is reported in the CalibrationInt and CalibrationFrac Results registers. These results can then be used as a gain factor for calculating actual Timeto-Digital converter measurement if the CAL USE bit in the Event Timing 2 register is set.

Following is a description of an example calibration. Each TDC measurement is a 15-bit fixed-point integer value concatenated with a 16-bit fractional value binary representation of the number of t 4MHz periods that contribute to the time result, the actual period of t_4MHz needs to be known. If the CAL PERIOD[3:0] bits in the Calibration and Control register are set to 6, then six measurements of 32.768kHz periods are measured by the TDC and then averaged. The expected measured value would be 30.5176µs/250ns = 122.0703125 t 4MHz periods. Let us assume that the 4MHz ceramic resonator is actually running at 4.02MHz. The TDC measurement unit would then measure 30.5176µs/248.7562ns = 122.6806641 t 4MHz periods and this result would be returned in the Calibration Results register. For all TDC measurements, a gain value of 122.0703125/122.6806641 = 0.995024876 would then be applied.

Calibration is performed at the following events:

- When the Calibration command is sent to the MAX35104. At the completion of this calibration, the CAL bit in the Interrupt Status register and the INT pin is asserted (if enabled).
- During Event Timing Operation, automatic calibrations can be performed before executing TOF or Temperature measurements. This is selectable with the CAL_CFG[2:0] bits in the Event Timing 2 register. Upon completion of an automatic calibration during Event Timing, the result is updated in the Calibration Results register, but the CAL bit in the Interrupt Status register is not set and the INT pin is not asserted.




Figure 13. EVTMG3 Command




Figure 14. EVTMG3 Pseudo Code

Gas Flow Meter SoC




Figure 15. EVTMG1 Pseudo Code

Error Handling during Calibration

Since calibration can be set to be automatic by configuring the CAL_CFG[2:0] bits in the Event Timing 2 register, any errors that occur during the Calibrate command stop the CalibrationInt and the CalibrationFrac Results registers from being updated with new calibration coefficients. The results for the previous Calibration data remain in these two registers and be used for scaling measured results. If the calibration error is caused by the internal calibration time measurement exceeding the time set by the TIMOUT[2:0] bits in the TOF2 register, the TO bit in the Interrupt Status register is set and the INT pin is asserted (if enabled).

RTC, Alarm, Watchdog, and Tamper Operation RTC Operation

The device contains a real-time clock (RTC) that is driven by the 32kHz oscillator. The time and calendar information is obtained by reading the appropriate register words. The time and calendar are set or initialized by writing the appropriate register words. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format. The clock/calendar provides hundredths of seconds, tenths of seconds, seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year valid up to 2100. The clock operates in either the 24-hour or the 12-hour format with AM/PM indicator. The device's RTC can be programmed for either 12-hour or 24-hour formats. If using the 24-hour format, Bit6 (12 HR MODE) of the Mins_Hrs register should be cleared to 0 and then Bit5 represents the 20-hour indicator. If using the 12-hour format, Bit6 should be set to 1 and Bit5 represents AM (if 0) or PM (if 1). The day-of-week register increments at midnight. Values that correspond to the day of week are user defined but must be sequential (i.e., if 0 equals Sunday, then 1 equals Monday, and so on). Illogical time and date entries result in undefined operation.

Alarm Operation

The device's RTC provides one programmable alarm. The alarm is activated when either the AM1 or AM2 bits in the Real-Time Clock register are set. Based upon these bits, an alarm can occur when either the minutes and/or hours programmed in the Alarm register match the current value in the Mins_Hrs register. When an Alarm occurs, the AF bit in the Interrupt Status register is set and the INT device pin is asserted (if enabled).




Figure 16. EVTMG1 Command

For proper alarm function, programming of the ALARM register HOURS bits must match the format (12- or 24-hour modes) used in the Mins_Hrs register.

Watchdog Operation

The device also contains a watchdog alarm. The Watchdog Alarm Counter register is a 16-bit BCD counter that is programmable in 10ms intervals from 0.01 to 99.99 seconds. A seed value can be written to this register representing the start value for the countdown. The watchdog counter begins decrementing when the WD_EN bit in the RTC register is set.

An immediate read of Watchdog Alarm Counter returns the value just written. A read after a "wait" duration causes a value "seed" minus "wait" to be returned. For example if the seed value was 28.01 seconds, an immediate read returns 28.01. A read after a 4 seconds returns 24.01 seconds. The value read out for any read operation is a snapshot obtained at the instant of a serial read operation.

A write operation to the Watchdog Alarm Counter causes a re-load with the newly written seed. When the Watchdog is enabled and a non-zero value is written into the Watchdog Alarm Counter, the Watchdog Alarm Counter decrements every 1/100 second, until it reaches zero. At this point, the WF bit in the Real Time Clock register is set and the WDO pin is asserted low for a minimum of 150ms. At the end of the pulse, the WDO pin becomes high impedance.

The WF flag remains set until cleared by writing WF to a logic 0 in the Real-Time Clock register. If the WF bit is cleared while the \overline{WDO} device pin is being held low, the \overline{WDO} device pin is immediately released to its high-impedance state. Writing a seed value of 0 does not cause the WF bit to be asserted.

Tamper Detect Operation

The device provides a single input that can be connected to a device case switch and used for tamper detection. Upon detection of a case switch event the CSWA in the Control Register and the CSWI bit in the Interrupt Status register is set and the \overline{INT} device pin is asserted (if enabled).

Device Interrupt Operations

The device is designed to optimize the power efficiency of a flow metering application by allowing the host microprocessor to remain in a low power sleep mode, instead of requiring the microprocessor to keep track of complex real-time events being performed by the MAX35104. Upon completion of any command, the device alerts the host microprocessor using the $\overline{\text{INT}}$ pin. The assertion of the $\overline{\text{INT}}$ pin can be used to awaken the host microprocessor from its low-power mode. Upon receiving an interrupt on the $\overline{\text{INT}}$ pin, the host microprocessor should read the Interrupt Status register to determine which tasks were completed.

Interrupt Status Register

The interrupt status register contains flags for all for all commands and events that occur within the MAX35104. These flags are set when the event occurs or at the completion of the executing command. When the Interrupt Status Register is read, all asserted bits are cleared. If another interrupt source has generated an interrupt during the read, these new flags are asserted following the read.

INT Pin

The device's INT pin is asserted when any of the bits in the Interrupt Status register are set. The INT pin remains asserted until the Interrupt Status register is read by the user and all bits in this register are clear. For the INT pin to operate, it must first be enabled by setting the INT_EN bit in the Calibration and Control register.

Serial Peripheral Interface Operation

Four pins are used for SPI-compatible communications: DOUT (serial-data out), DIN (serial-data in), \overline{CE} (chip enable), and SCK (serial clock). DIN and DOUT are the serial data input and output pins for the devices, respectively. The \overline{CE} input initiates and terminates a data transfer. SCK synchronizes data movement between the master (microcontroller) and the slave (MAX35104). The SCK, which is generated by the microcontroller, is active only when \overline{CE} is low and during opcode and data transfer to any device on the SPI bus. The inactive clock polarity is logic-low. DIN is latched on the falling edge of SCK. There is one clock for each bit transferred. Opcode bits are transferred in groups of eight, MSB first. Data bits are transferred in groups of 16, MSB first.

The SPI is used to access the features and memory of the MAX35104 using an opcode/command structure.

Opcode Commands

The MAX35104 supports the opcode/commands shown in Table 5.

GROUP	COMMAND	OPCODE FIELD (HEX)		
	TOF_Up	00h		
	TOF_Down	01h		
	TOF_Diff	02h		
	Temperature	03h		
Execution	Reset	04h		
Opcode	Bandpass_Calibrate	06h		
Commands	EVTMG1	07h		
	EVTMG2	08h		
	EVTMG3	09h		
	HALT	0Ah		
	Calibrate	0Eh		
Register	Read Register	94h–97h, B0h–FFh Each hex value represents the location of a single 16-bit register.		
Opcode Commands	Write Register	14h–17h, 30h–43h Each hex value represents the location of a single 16-bit register.		

Table 5. Opcode Commands

Execution Opcode Commands

The device supports several single byte opcode commands, which cause the MAX35104 to execute various routines. All commands have the same SPI protocol sequence as shown in Figure 17. Once all 8 bits of the opcode are received by the MAX35104 and the \overline{CE} device pin is deasserted, the device begins execution of the specified command as described in that Command's description.

TOF_UP Command (00h)

The TOF_UP command generates a single TOF measurement in the upstream direction. Pulses are launched from the TX_UPP and TX_UPN pins and received by the TX_DNP and TX_DNN pins. The measured hit results are reported in the HITxUPInt and HITxUPFrac registers, with the calculated average of all the measured hits being reported in the AVGUPInt and AVGUPFrac register. The t_1/t_2 and t_2/t_{IDEAL} wave ratios are reported in the WVRUP register. Once all these results are stored, then the TOF bit in the Interrupt Status register is set and the INT pin is asserted (if enabled).




Figure 17. Execution Opcode Command Protocol

Note: The TOF_UP command yields absolute time of flight results that include circuit delays.

TOF_Down Command (01h)

The TOF_DOWN command generates a single TOF measurement in the downstream direction. Pulses are launched from the TX_DNP and TX_DNN pins and received by TX_UPP and TX_UPN pins. The measured hit results are reported in the HITxDnInt and HITxDnFrac registers, with the calculated average of all the measured hits being reported in the AVGDNInt and AVGDNFrac register. The t_1/t_2 and t_2/t_{IDEAL} wave ratios are reported in the WVRDN register. Once all these results are stored, the TOF bit in the Interrupt Status register is set and the INT pin is asserted (if enabled).

Note: The TOF_Down command yields absolute time of flight results that include circuit delays.

TOF_DIFF Command (02h)

The TOF_DIFF command performs back-to-back TOF_ UP and TOF_DN measurements as required for a metering application. The TOF_UP sequence is followed by the TOF_DN sequence. The time between the start of the TOF_UP measurement and the start of the TOF_DN measurement is set by the TOF_CYC[2:0] bits in the TOF2 register. Upon completion of the TOF_DN measurement, the results of AVGUP minus AVGDN is computed and stored at the TOF_DIFFInt and TOF_DIFFFrac Results register locations. Once these results are stored, then the

TOF bit in the Interrupt Status register is set and the \overline{INT} pin is asserted (if enabled).

Temperature Command (03h)

The Temperature command initiates a temperature measurement sequence as described in the <u>Temperature</u> <u>Measurement Operations</u> section. The characteristics the temperature measurement sequence depends upon the settings in the Event Timing 1 Register, and Event Timing 2 register. Once all the measurements are completed, the times measured for each port are reported in the corresponding TxInt and TxFrac Results Registers. The TE bit in the Interrupt Status register is also set and the INT pin is asserted (if enabled).

Reset Command (04h)

The Reset command essentially performs the same function as a POR and causes all the Configuration registers to be set to their POR values and all the Results registers and the Interrupt Status register to be cleared and set to zero.

Initialize Command (05h)

The Initialize command recalls POR values for registers 14h–17h.

Bandpass Calibrate Command (06h)

The Bandpass Calibrate command is used to automatically program the bandpass filter's center frequent. This command should be run before any TOF commands are executed (if the bandpass is enabled). To execute this command, first select the desired launch frequency by setting the DPL[3:0] bits in the TOF1 register. Upon execution of this command, the device uses internally generated signals at the set launch frequency to stimulate the bandpass filter and selects the correct center frequency values for the F0 Adjust bits, F0[6:0] in the AFE 2 register.

EVTMG1 Command (07h)

After issuing the Bandpass Calibrate command, an additional 5mA ICC current is active until the \overline{CE} pin is toggled. Note: The Bandpass Calibrate command is not available for 1MHz pulse lauch divider setting, DPL[3:0] = 1.

The EVTMG1 command initiates the event timing mode 1 advanced automatic measurement feature. This timing mode performs automatic TOF_DIFF and Temperature measurements as described in the Event Timing Operations section. The duration of the automatic measurements depends upon the settings in the Event Timing 1 Register, Event timing 2 register, CONT_INT and ET_ CONT bits in the Calibration and Control register.

EVTMG2 Command (08h)

The EVTMG2 command initiates the event timing mode 2 advanced automatic measurement feature. This timing mode performs automatic TOF_DIFF measurements as described in the Event Timing Operations section. The duration of the automatic measurements depends upon the settings in the Event Timing 1 register, CONT_INT and ET_CONT bits in the Calibration and Control register.

EVTMG3 Command (09h)

The EVTMG3 command initiates the event timing mode 3 advanced automatic measurement feature. This timing mode performs automatic Temperature measurements as described in the Event Timing Operations section. The duration of the automatic measurements depends upon the settings in the Event Timing 1 register, Event timing 2 register, CONT_INT and ET_CONT bits in the Calibration and Control register.

HALT Command (0Ah)

The HALT command is sent to the device to stop any of the three EVTMG1/2/3 commands. All register data content is frozen and the SPI is then made available for access by the host microcontroller for commands, memory access, and register access. The HALT command takes time to execute. Because the EVTMGx commands are composed of multiple TOF_DIFF and Temperature commands, the HALT command causes the device to evaluate its own state and complete the currently executing TOF_DIFF or Temperature command. Once the HALT command has completed, all registers are updated and the device sets the Halt bit in the Interrupt Status register and then asserts the INT device pin (if enabled). The host microprocessor reads the Interrupt Status register to determine the interrupt source.

Calibrate Command (0Eh)

The Calibrate command performs the calibration routine as described in the <u>Calibration Operation</u> section. When the Calibrate command has completed the measurement, the Calibration Results register contains the measured 32kHz period measurement value, the device sets the Cal bit in the Interrupt Status register and then asserts the INT device pin (if enabled). The host microprocessor reads the Interrupt Status register to determine the interrupt source and then reads the Calibration Results register to calculate the 4MHz ceramic oscillator gain factor.

Register Opcode Commands

To manipulate the register memory, there are two commands supported by the device: Read register and Write

register. Each register accessed with these commands is 16 bits in length. These commands are used to access all sections of the memory map including the RTC and Watchdog registers, Configuration registers, Conversion Results registers, and Status registers. The Conversion Results registers and the Interrupt Status register of the Status registers are all read only.

Read Register Command

The opcode must be clocked into the DIN device pin before the DOUT device pin produces the register data. Figure 18 shows the SPI protocol sequence.

The Read Register command can also be used to read consecutive addresses. In this case, the data bits are continuously delivered in sequence starting with the MSB of the data register that is addressed in the opcode, and continues with each SCK rising edge until the \overline{CE} device

pin is deasserted as shown in <u>Figure 19</u>. The address counter is automatically incremented.

Write Register Command

This command applies to all writable registers. See the *Register Memory Map* for more detail. Figure 20 shows the SPI protocol sequence.

The Write Register command can also be used to write consecutive addresses. In this case, the data bits are continuously received on the DIN device pin and bound for the initial starting address register that is addressed in the opcode. The address counter is automatically incremented after each 16 bits of data and wraps around to the beginning of the Configuration/Results register memory map if the SCK device pin is continually clocked and the CE device pin remains asserted as shown in Figure 21.




Figure 18. Read Register Opcode Command Protocol




Figure 19. Continuous Read Register Opcode Command Protocol




Figure 20. Write Register Opcode Command Protocol




Figure 21. Continuous Write Register Opcode Command Protocol

Register Memory Map

Table 6 shows the registers that are accessed by the Read register command and the Write register command. "X" represents a reserved bit. Following a reset, all con-

figuration variables are set to their POR default value. The RTC, Results, Interrupt Status, and Control registers are all 0000h following a reset.

Map
Memory
ister
6. Reg
Table (

									VS0	PECHO		BP_BP			×		Hit2WV 0	Hit4WV 0	Hit6WV 0	C_OFF SETUP0
			S				lours		VS1	0		0			×	TIMOUT 1	Hit2WV 1	Hit4WV 1	Hit6WV 1	C_OFF SETUP1
		Seconds	Hours	Date	Year	Seconds	Alarm Hours		VS2	0	ES READ	LOWQO			×	TIMOUT 2	Hit2WV 2	Hit4WV 2	Hit6WV 2	C_OFF SETUP2
									VS3	LT_50D	WRITE BACK VALUES READ	LOWQ1 LOWQ0			STOP_ POL	UP_DN	Hit2WV 3	Hit4WV 3	Hit6WV 3	C_OFF SETUP3
BITS[7:0]			10hr				10hr		~	ST0	WRITE B	PGA0			DPLO	TOF_ CYC0	Hit2WV 4	Hit4WV 4	Hit6WV 4	C_OFF C_OFF SETUP5 SETUP4
			1/PM				/PM		-	ST1		PGA1			DPL1	TOF_ CYC1	Hit2WV 5	Hit4WV 5	Hit6WV 5	
		spug	20hr /AM/PM	te	ar	spue	20hr /AM /PM		DFREQ1 DREEQ0	ST2		PGA2			DPL2	TOF_ CYC2	×	×	×	C_OFF SETUP6
		10 Seconds	12hr	10-Date	10-Year	10 Seconds	12hr		DFREQ1	ST3	0	PGA3	Reserved	Reserved	DPL3	T2WV0	×	×	×	C_OFF SETUP7
			0				0		×	LT_S0	AFEOUTO	F00	Rese	Rese	PLO	T2WV1	Hit1WV 0	Hit3WV 0	Hit5WV 0	C_OFF SETRU P0
								-	×	LT_S1	SD_EN AFEOU1 AFEOUTO	F01			PL1	T2WV2	Hit1WV 1	Hit3WV 1	Hit5WV 1	C_OFF SETRU P1
		Seconds	es		ح	ths of ds	es		×	LT_S2	SD_EN	F02			PL2	T2WV3	Hit1WV 2	Hit3WV 2	Hit5WV 2	C_OFF SETRU P2
[8:		Hundredth Seconds	Minutes		Month	Hundredths of Seconds	Minutes		×	LT_S3	0	F03			PL3	T2WV4	Hit1WV 3	Hit3WV 3	Hit5WV 3	C_OFF SETRU P3
BITS[15:8]		-		Day					0	LT_N0	0	F04			PL4	T2WV5	Hit1WV 4	Hit3WV 4	Hit5WV 4	C_OFF SETRU P4
		econds	utes		nth	s of Ids	utes		HREG_ D	LT_N1	0	F05			PL5	STOP0	Hit1WV 5	Hit3WV 5	Hit5WV 5	C_OFF SETRU P5
		Tenths of Seconds	10-Minutes		10-Month	Tenths of Seconds	10-Minutes		SFREQ 0	LT_N2	0	F06			PL6	STOP1	×	×	×	C_OFF SETRU P6
NAME	STERS	Seconds	Mins_Hrs	Day_Date	Month Year	Watchdog Alarm Counter	Alarm	S	SFREQ 1	LT_N3	AFE_ BP	BP 4M			PL7	STOP2	×	×	×	C_OFF SETRU P 7
	OG REGI							REGISTER	Switcher 1	Switcher 2	AFE1	AFE2			TOF1	TOF2	TOF3	TOF4	TOF5	TOF6
WRITE	RTC AND WATCHDOG REGISTERS	30h	31h	32h	33h	34h	35h	RATION F	14h	15h	16h	17h	36h	37h	38h	39h	3Ah	3Bh	3Ch	3Dh
READ	RTC AND	BOh	B1h	B2h	B3h	B4h	B5h	CONFIGURATION REGISTERS	94h	95h	96h	97h	B6h	B7h	B8h	B9h	BAh	BBh	BCh	BDh

									-									
READ	WRITE OPCODE		NAME			BITS[15:8]	[8]						Ö	BITS<7:0>				
BEh	3Eh	TOF7	C_OF FSET RDN7	C_OFF SETRD N6	C_OFF SETRD N5	C_OFF SETRD N4	C_OFF SETRD N3	C_OFF SETRD N2	C_OFF SETRD N1	C_OFF SETRD N0	C_OFF SETDN 7	C_OFF SETDN 6	C_OFF SETDN 5	C_OFF SETDN 4	C_OFF SETDN 3	C_OFF SETDN 2	C_OFF SETDN 1	C_OFF SETDN0
BFh	3Fh	Event Timing 1	TDF3	TDF2	TDF1	TDF0	TDM4	TDM3	TDM2	TDM1	TDM0	TMF5	TMF4	TMF3	TMF2	TMF1	TMF0	×
COh	40h	Event Timing 2	TMM 4	TMM3	TMM2	TMM1	TMM0	Cal_ Use	Cal_ AUTO	Cal_ CFG1	Cal_ CFG0	×	×	PRECY C2	PRECY C1	PRECY C0	PORTC YC1	PORTC YC0
C1h	41h	TOF Measure ment Delay	DLY15	DLY14	ГҮ13	DLY12	DLY11	DLY10	DLY9	DLY8	DLY7	ргуб	DLY5	DLY4	DLY3	DLY2	DLY1	DLYO
C2h	42h	Calibrati on and Control	×	×	×	×	CMP_ EN	CMP_ SEL		ET CONT	CONT_ INT	CLK S2	CLK S1	S0 S0	Cal_ Period3	Cal_ Period2	Cal_ Period1	Cal_ Period0
C3h	43h	Real Time Clock	×	×	×	×	×	×	×	×	×	32K_BP	32K_EN	EOSC	AM2	AM1	WF	WD_EN
CONVERSION RESULTS REGISTERS	ION RESU	JLTS REG	ISTERS															
C4h	Read Only									WVRUP	SUP							
C5h	Read Only									Hit1UpInt	JpInt							
C6h	Read Only									Hit1UpFrac	oFrac							
С7h	Read Only									Hit2UpInt	JpInt							
C8h	Read Only									Hit2UpFrac	oFrac							
C9h	Read Only									Hit3UpInt	JpInt							
CAh	Read Only									Hit3UpFrac	oFrac							
CBh	Read Only									Hit4UpInt	JpInt							

Table 6. Register Memory Map (continued)

MAX35104

HtsUpfrac HtsUpfrac HtsUpfrac HtsUpfrac HtsUpfrac HtsUpfrac HtsUpfrac AvGUPtrac AvGUPtrac AvGUPtrac AvGUPtrac AvGUPtrac AvGUPtrac HtsDnht HtsDnht HtsDnht HtsDnht HtsDnht HtsDnht HtsDnhtac HtsDnht	
HttsUpFrac HttsUpFrac HttsUpFrac HttsUpFrac HttsUpFrac AvSUPInt AvSUPInt AvSUPInt AvSUPInt AvSUPInt AvSUPInt HttDnTac HttDnTac HttDnTac HttDnTac HttDnTac HttBDnFrac HttBDnFrac HttBDnFrac	BII5[15:8]
HtiSUpfrac HtiSUpfrac HtiBUpfrac HtiBUpfrac HtiBUpfrac AVGUPfrac AVGUPfrac AVGUPfrac MVRDN HtIDnht HtIDnhtac HtIDnhtac HtIDnhtac HtIDnht HtIBUnfrac HtIBUnht HtIBUnht HtIBUnht	
HtSUpFrac HttSUpFrac HttBuptt AVGUPfrac AVGUPfrac AVGUPfrac MVRDN HtTDnht HtTDnht HtTDnht HtTDnht HtTDnht HtTDnht Ht2Dnfrac Ht3Dnfrac Ht3Dnht Ht3Dnht Ht3Dnht Ht3Dnht Ht3Dnht Ht3Dnht	
Hit6UpInt Hit6UpFrac AVGUPFrac AVGUPFrac AVGUPFrac AVGUPFrac WVRDN MVRDN Hit1DnInt Hit1DnInt Hit1DnInt Hit2DnInt Hit2DnInt Hit2DnInt Hit2DnInt Hit2DnInt Hit2DnInt Hit2DnInt Hit2DnInt Hit2DnInt Hit2DnInt	
HifbUpFrac AVGUPInt AVGUPInt AVGUPInac WRDN Hit1Dnint Hit1Dnint Hit1Dnint Hit2Dnint Hit2Dnint Hit2Dnint Hit2Dnint Hit3Dnint Hit3Dnint Hit3Dnint Hit3Dnint Hit3Dnint Hit3Dnint	
A/GUPInt A/GUPFrac W/PDN W/PDN Hit1DnInt Hit1DnInt Hit1DnFrac Hit1DnFrac Hit2DnFrac Hit2DnFrac Hit3DnInt Hit3DnInt Hit3DnInt Hit3DnInt Hit3DnInt Hit3DnInt Hit3DnInt Hit3DnInt Hit3DnInt Hit3DnInt Hit3DnInt	
A/GUPFrac WVRDN Hit1Dnint Hit1Dnint Hit2Dnint Hit2Dnint Hit2Dnint Hit3Dnint Hit3Dnint Hit3Dnint Hit4Dnint Hit4Dnint Hit5Dnint	
WRDN Hit1DnFrac Hit1DnFrac Hit2DnInt Hit2DnInt Hit2DnInt Hit3DnFrac Hit3DnFrac Hit4DnInt Hit4DnInt	
Hit1Dnht Hit2Dnht Hit2Dnht Hit2Dnht Hit2Dnht Hit3Dnht Hit3Dnhtac Hit3Dnhtac Hit4Dnht Hit4Dnht	
HitDnFrac HitZDnInt HitZDnFrac HitZDnFrac Hit3DnInt Hit3DnFrac Hit4DnFrac	
Hit2DnInt Hit2DnFrac Hit3DnInt Hit3DnInt Hit3DnFrac Hit4DnInt Hit4DnInt Hit4DnInt	
Hit2DnFrac Hit3DnInt Hit3DnFrac Hit4DnInt Hit4DnFrac	
Hit3DnInt Hit3DnFrac Hit4DnInt Hit4DnFrac	
Hit3DnFrac Hit4DnInt Hit4DnFrac Hit5DnInt	
Hit4DnInt Hit4DnFrac Hit5DnInt	
Hit4DnFrac Hit5DnInt	
Hit5DnInt	

READ	WRITE OPCODE	NAME	BITS[15:8]	BITS[7:0]
hOD	Read Only			Hit5DnFrac
DEh	Read Only			Hit6DnInt
DFh	Read Only			Hit6DnFrac
E0h	Read Only			AVGDNInt
E1h	Read Only			AVGDNFrac
E2h	Read Only			TOF_DIFFInt
E3h	Read Only			TOF_DIFFFrac
E4h	Read Only			TOF_Cycle_Count
E5h	Read Only			TOF_DIFF_AVGInt
E6h	Read Only			TOF_DIFF_AVGFrac
E7h	Read Only			T1Int
E8h	Read Only			T1Frac
E9h	Read Only			T2Int
EAh	Read Only			T2Frac
EFh	Read Only			Temp_Cycle_Count
FOh	Read Only			T1_AVGInt
F1h	Read Onlv			T1_AVGFrac

Table 6. Register Memory Map (continued)

MAX35104

READ OPCODE	WRITE		NAME			BITS[15:8]	3						B	BITS[7:0]				
F2h	Read Only									T2_AVGInt	GInt							
F3h	Read Only									T2_AVGFrac	3Frac							
F8h	Read Only									CalibrationInt	ionInt							
F9h	Read Only									CalibrationFrac	onFrac							
FAh	Read Only									Reserved	ved							
FBh	Read Only									Reserved	ved							
FCh	Read Only									Reserved	ved							
FDh	Read Only									Reserved	ved							
								STATL	STATUS REGISTERS	TERS								
FEh	Read Only	Interrupt Status	ТО	AF	×	TOF	TE	LDO	TOF_ Temp_ EVTMG EVTMG	Temp EVTMG	×	Cal	Halt	CSWI	INIT	POR	×	×
FFh	7Fh	Control	×	×	×	×	×	×	AFA	CSWA	×	×	×	×	×	×	×	×
]	1																	

Table 6. Register Memory Map (continued)

RTC and Watchdog Register Descriptions

Table 7. RTC Seconds Register

			RTC	SECONDS R	EGISTER			
WR	ITE OPCOD 30h	E I	READ OPCODE B0h		Р	OR DEFAULT 0000h	/ALUE	
Bit	15	14	13	12	11	10	9	8
Name		Tenths	of Seconds			Hundredths	of Seconds	
Bit	7	6	5	4	3	2	1	0
Name	0		10 Seconds			Sec	onds	
BIT	N	AME			DESCR	RIPTION		
15:12	Tenths	of Seconds	Range 0 to 9					
11:8	Hundredth	ns of Seconds	Range 0 to 9					
7		0	This bit always	returns 0				
6:4	10 \$	Second	Range 0 to 5					
3:0	Se	conds	Range 0 to 9					

Table 8. RTC Mins_Hrs Register

				RTC	MINS_HRS F	REGISTER			
WR	ITE OPCOD 31h	E	F	READ OPCODE B1h			POR DEFAULT 0000h	VALUE	
Bit	15	14		13	12	11	10	9	8
Name	0			10 Minutes			Min	utes	
Bit	7	6		5	4	3	2	1	0
Name	0	12/2	24	20HR/AM/PM	10HR		Но	ours	
BIT	NAM	E				DESCRIP	TION		
15	0		This	bit always returns	s 0				
14:12	10 Minu	utes	Rang	ge 0 to 5					
11:8	Minut	es	Rang	ge 0 to 9					
7	0		This	bit always returns	s 0				
6	12/2	4	0 = 2	2-Hour Mode 24-Hour Mode bit is write only					
5	20HR/AN	M/PM	1 = 0 =	P-Hour Mode PM AM -Hour Mode: 20 I	Hour Digit				
4	10HF	۲							
3:0	Hour	s	Rang	ge 0 to 9					

Table 9. RTC Day_Date Register

			RT	C DAY_DATE F	REGISTER			
WR	ITE OPCOD 32h	E R	EAD OPCODE B2h	E	P	OR DEFAULT 0000h	VALUE	
Bit	15	14	13	12	11	10	9	8
Name	0	0	0	0	0		Day	1
Bit	7	6	5	4	3	2	1	0
Name	0	0	10	Date		Da	ate	1
BIT	NAME				DESCRIPTION			
15:11	0	These bits alw	/ays return 0					
10:8	Day	Range 0 to 7						
7:6	0	These bits alw	/ays return 0					
5:4	10 Date	Range 0 to 3						
3:0	Date	Range 0 to 9						

Table 10. RTC Month_Year Register

			RTC M	IONTH_YEAR F	REGISTER			
WR	ITE OPCOD 33h	E F	READ OPCODE B3h		P	OR DEFAULT 0000h	VALUE	
Bit	15	14	13	12	11	10	9	8
Name	0	0	0	10 Month		Мо	nth	
Bit	7	6	5	4	3	2	1	0
Name		1	0 Year			Ye	ear	
BIT	NAME			D	ESCRIPTION			
15:13	0	These bits al	ways return 0.					
12	10 Month	Range 0 to 1						
11:8	Month	Range 0 to 9						
7:4	10 Year	Range 0 to 9						
3:0	Year	Range 0 to 9						

Table 11. Watchdog Alarm Counter Register

				WATCHDOG	ALARM COU	INTER REGIS	TER		
WR	ITE OPCOD 34h	E	RE	AD OPCODE B4h		Ρ	OR DEFAULT 0000h	VALUE	
Bit	15	14		13	12	11	10	9	8
Name		Te	enths of	Seconds			Hundredths	s of Seconds	
Bit	7	6		5	4	3	2	1	0
Name		Sec	onds						
BIT	N	AME				DESCF	RIPTION		
15:12	Tenths c	of Seconds	s	Range 0 to 9					
11:8	Hundredth	s of Secor	nds	Range 0 to 9					
7:4	10 S	Second		Range 0 to 9					
3:0	Sec	conds		Range 0 to 9					

Table 12. Alarm Register

			Α	LARM REGIS	TER			
WR	ITE OPCODI 35h	E	READ OPCODE B5h		Р	OR DEFAULT 0000h	VALUE	
Bit	15	14	13	12	11	10	9	8
Name	Х		10 Minutes			Min	utes	·
Bit	7	6	5	4	3	2	1	0
Name	Х	12/24	20HR/AM/PM	10HR		Ho	ours	
BIT	NA	AME			DESCF	RIPTION		
15		Х	Reserved					
14:12	10 N	linutes	Range 0 to 5					
11:8	Mir	nutes	Range 0 to 9					
7		Х	Reserved					
6	12	2/24	1 = 12-Hour Moo 0 = 24-Hour Moo This bit is write o	de				
5	20HR	/AM/PM	In 12-Hour Mode 1 = PM 0 = AM In 24-Hour Mode		t			
4	10)HR						
3:0	Но	ours	Range 0 to 9					

Configuration Register Descriptions

Table 13. Switcher 1 Register

			SWIT	CHER 1 REG	ISTER					
	OPCODE 14h	READ OPCODE 94h				POR VALUE 0030h				
Bit	15	14	13	12	11	10	9	8		
Name	SFREQ1	SFREQ0	HREG_D	0	X	Х	Х	Х		
		·								
Bit	7	6	5	4	3	2	1	0		
Name	DFREQ1	DFREQ0	1	1	VS3	VS2	VS1	VS0		
BIT	NAME	[DESCRIPTION							
		Switcher Cor boost circuit.	Switcher Control Frequency: These 2 bits are used to control the switching frequency of the switcher							
		SF	REQ1	;	SFREQ0	SWITC	HING FREQUE	NCY (kHz)		
15:14	SFREQ [1:0]	0			0		100			
	[1.0]	0			1		125			
		1			0		166			
		1			1		200			
13	HREG_D	is not desired and VP pins n	and the switche nust be external	er voltage is de ly shorted toge	oowers down the eem sufficient to ether. enabled. When s	drive the piezo	s. In such a ca			
12	0				when accessing lue causes unde		peration.			
11:8	X	Reserved								
		Doubler Control Frequency : These 2 bits are used to control the switching frequency of the doubler circuit.								
		DI	REQ1		DREQ0	SWITC	HING FREQU	ENCY (kHz)		
7:6	DREQ[1:0]		0		0		100			
			0		1		125			
			1		0		166			
			1		1		200			

Table 13. Switcher 1 Register (continued)

5:4	11		e bits must always be ing these bits to a no						
BIT	NAME		D	ESCRIPTION					
		Voltage Select: This is a voltage:	hex value that contr	ols the switcher and	l high voltage regula	ator output target			
			DESCRIPTION						
		VS0[3:0]	REGULATOR	SWITCHER	MAX FET DU	TY CYCLE (%)			
			TARGET (V)	TARGET (V)	LT_50D = 0b	LT_50D = 1b			
		0000b	5.4	9	50	50			
		0001b	5.4	9	50	50			
		0010b	5.4	9	50	50			
		0011b	5.4	9	50	50			
		0100b	5.4	9	50	60			
3:0	VS[3:0]	0101b	7.2	10.8	50	63			
		0110b	9	12.6	50	65			
		0111b	11.4	15	50	68			
		1000b	13.2	16.8	50	70			
		1001b	15.6	19.2	50	73			
		1010b	17.4	21	50	73			
		1011b	19.2	22.8	50	78			
		1100b	21.6	25.2	50	80			
		1101b	23.4	27	50	83			
		1110b	25.2	28.8	50	85			
		1111b	27	30.6	50	90			

Table 14. Switcher 2 Register

			SWIT	CHER 2 REG	ISTER					
WRIT	E OPCODE 15h	READ) OPCODE 95h	E POR VALUE 44E0h						
Bit	15	14	13	12	11	10	9	8		
Name	LT_N3	LT_N2	LT_N1	LT_N0	LT_S3	LT_S2	LT_S1	LT_S0		
Bit	7	6	5	4	3	2	1	0		
Name	ST3	ST2	ST1	ST0	LD_50D	0	0	PECHO		
BIT	NAME		DESCRIPTION							
15:12	LT_N[3:0]	which is the p	programmed vo ax inductor cur	ltage select ou rent in normal 0000t 0001t 0010t 0100t	utput voltage cro itput, the switch duty mode. The = Loop condition = 0.2V/RSENS = 0.4V/RSENS = 0.8V/RSENS = 1.6V/RSENS	er runs in norm bits must be s ons determine SE = MAX CUF SE = MAX CUF SE = MAX CUF	nal duty mode. et in the one-h max RRENT RRENT RRENT RRENT	Four bits		
		Limit trim Startup: During power up, a soft-start must be initiated as the inductor can saturate from a maxed out duty cycle arising from the large error between target and the output voltage. Four bits control the max inductor current. The bits must be set in the one-hot pattern shown below.								
11:8	LT_S[3:0]	LT_S[3:0]		0000b = No limit 0001b = 0.2V/RSENSE = MAX CURRENT 0010b = 0.4V/RSENSE = MAX CURRENT 0100b = 0.8V/RSENSE = MAX CURRENT 1000b = 1.6V/RSENSE = MAX CURRENT						

Table 14. Switcher 2 Register (continued)

BIT	NAME		DESCRIPTION					
		of the output voltage of the switched determines the target output voltage expires the launch pulses are then	Switcher Stabilization Time: This is a hex number that selects the time allotted for the stabilization of the output voltage of the switcher. This count begins once the under voltage comparator determines the target output voltage is within the defined specifications. After the stabilization time expires the launch pulses are then transmitted. The time is based upon the 32.768 KHz crystal.					
		ST[3:0]	STABILIZATION TIME					
		0000b	64µs					
		0001b	128µs					
		0010b	192µs					
		0011b	256µs					
		0100b	320µs					
7:4	:4 ST[3:0]	0101b	384µs					
		0110b	473µs					
		0111b	512µs					
		1000b	768µs					
		1001b	1.02ms					
		1010b	1.25ms					
		1011b	1.50ms					
		1100b	2.05ms					
		1101b	4.10ms					
		1110b	8.19ms					
		1111b	16.4ms					
3	LT_50D	When set to 0 the switcher FET's a	t disables the 50% MAX duty cycle applied to the switcher FET. applied MAX duty cycle will never exceed a 50% s applied MAX duty cycle will dependent upon the settings in the t field in the Switcher 1 Register.					
2:1	0		written to 00b when accessing this register. non-zero value will cause undesired device operation					
0	PECHO	Pulse Echo enable: This bit enable launch transducer is also the receive When set to 1 the device operates When set to 0 the device operates when set to 0 the device operates because the set to 0 the set to 0 the device operates because the set to 0 the	in pulse echo mode.					

Table 15. AFE 1 Register

			A	E 1 REGISTE	R				
WRI	TE OPCODE 16h	READ OPCODE 96h		POR VALUE 04Xxh					
Bit	15	14	13	12	11	10	9	8	
Name	AFE_BP	0	0	0	0	SD_EN	AFEOUT1	AFEOUT0	
Bit	7	6	5	4	3	2	1	0	
Name	0		WRITE BACK READ VALUES						
BIT	NAME		DESCRIPTION						
15	AFE_BP	including both When set to 7	Analog Front-End Bypass: This bit is used to remove the entire analog front-end signal chain, ncluding both gain stages and the bandpass filter, from the return signal-chain path. When set to 1, externally connecting the RXN/RXP pins to the CIN/CIP pins is required. When set to 0 the return signals are routed to the first gain stage of the analog front-end.					d.	
14:11	0		Zero : These bits must always be written to 0000b when accessing this register. WARNING: Writing these bits to a non-zero value will cause undesired device operation						
10	SD_EN						vave to be drive en differentially		
			t End Output		able the AFE s	signals to be ou	utput on the CIF	P/CIN pins	
		AFEO	UT1	AFEO	UT0		DESCRIPTION	l	
9:8	AFEOUT[1:0]	0		0		CIP/CIN outp	ut disabled		
		0		1		Route bandpa	ass filter out		
		1		0		Route progra	mmable gain ai	mplifier out	
		1		1		Route fixed g	ain amplifier ou	ıt	
7	0		-	be written to 0l to a non-zero					
6:0	WB	POR, before these 7 bits m 7-bit bit-field t WARNING :V	it is modified. nust be stored to the value th	When writing to in the host mice nat was initially bits to a value	his register a ocontroller. Ar read.	POR read mus ny future writes	s read from the st occur first an to this register al POR read va	d the value of must write this	

Table 16. AFE 2 Register

			Α	FE 2 REGISTI	ER				
	OPCODE 17h		READ OPCODE 97h		POR VALUE 0000h				
Bit	15	14	13	12	11	10	9	8	
Name	4M_BP	F06	F05	F04	F03	F02	F01	F00	
	1	1			1		1		
Bit	7	6	5	4	3	2	1	0	
Name	PGA3	PGA2	PGA1	PGA0	LOWQ1	LOWQ0	0	BP_BP	
BIT	NAME		DESCRIPTION						
15	4M_BP	4MX1 device	4MHz Bypass: This bit, when set, allows an external CMOS-level 4.0 MHz signal to be applied to the 4MX1 device pin. The internal 4MHz oscillator is bypassed and the external signal is driven into the device's core.						
14:8	F0[6:0]	F0 Adjust: This is a hex value that adjusts the center frequency of the bandpass filter. Use the Bandpass Calibrate Command (06h) and the device will automatically so the best center frequency based upon the selected launch frequency. These bits be set automatically by the device.							
		Gain Select:	This is a hex v	alue that selec	ts the gain for th			ier:	
		PGA[3:0]				AMPLIFIEF			
		0000b			dB 10		V/		
			0000b		11.33		3.16 3.69		
			0010b		12.66		4.30		
			0011b		13.99		5.01		
			0100b		15.32		5.83		
			0101b		16.65		6.8	30	
7:4	PGA[3:0]		0110b		17.98		7.9	93	
			0111b		19.31		9.2	24	
			1000b		20.64		10.	76	
			1001b		21.97		12.	55	
			1010b		23.30		14.	62	
			1011b		24.63		17.	04	
			1100b		25.96		19.	86	
			1101b		27.29		23.	15	
		1110b		28.62		1	26.98		
			1110b		28.62		20.	98	

BIT	NAME		DESCRIPTION					
		BPF Q Select: These 2 bits are used to lower the Q factor of the filter						
		LOWQ1	LOWQ2	FILTER Q (Hz/Hz)				
3:2		0	0	12				
3.2	LOWQ[1:0]	0	1	7.4				
		1	0	5.3				
		1	1	4.2				
1	0	Zero : This bit must always be written WARNING :Writing this bit to a non-zet	0 0					
0	BP_BP	signal-chain path. When the bandpase tunable bandpass filter are routed dire	/ARNING :Writing this bit to a non-zero value will cause undesired device operation andpass Filter Bypass: This bit is used to remove the tunable bandpass filter from the return ignal-chain path. When the bandpass filter is bypassed, the return signals present at the input of the inable bandpass filter are routed directly to programmable offset comparator. /hen set to 0 the BPF is used to condition the return signal. When set to 1 the BPF is bypassed.					

Table 16. AFE 2 Register (continued)

Table 17. TOF1 Register

			Т	OF1 REGISTE	R				
WRITE OPCODE 38hREAD OPCODE B8hPOR DEFAULT VALUE 0000h									
Bit	15	14	13	12	11	10	9	8	
Name	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	
Bit	7	6	5	4	3	2	1	0	
Name	DPL3	DPL2	DPL1	DPL0	STOP_POL	Х	Х	Х	

Table 17. TOF1 Register (continued)

BIT	NAME	DESC	CRIPTION
15:8	PL[7:0]	from the pulse launcher during transmission.	at defines the number of pulses that are launched The range of this hex value is 00h–FFh. When isabled. Up to 127 pulses can be launched. When
		signal used to drive the Pulse Launch signal. as the source for the internal clock reference. 2 to produce a 2MHz clock. The range of this	value of 0h is not supported and should not be
7:4	DPL[3:0]	DPL[3:0]	PULSE LAUNCH FREQUENCY
		0000b	RESERVED
		0001b	1MHz
		0002b	666kHz
		1110b	133.33kHz
		1111b	125kHz
3	STOP_POL	the rising slope of the received signal if this bi	itivity of the internal programmable stop o condition for the internal TDC time count on it is set to 0. The comparator generates a stop he falling slope of the received signal if this bit is
2:0	Х	Reserved	

Table 18. TOF2 Register

			тс	OF2 REGISTER						
WF	RITE OPCODE 39h	REAI	D OPCODE B9h	POR DEFAULT VALUE 0000h						
Bit	15	14	13	12	12 11		9	8		
Name	STOP2	STOP1	STOP0	T2WV5	T2WV4	T2WV3	T2WV2	T2WV1		
Bit	7	6	5	4	3	2	1	0		
Name	T2WV0	TOF_CYC2	TOF_CYC1	TOF_CYC0	Х	TIMOUT2	TIMOUT1	TIMOUT0		
BIT	NAME			DES	SCRIPTION					
		Stop Hits: Thes	se bits set the nu	mber of stop hits	to be expec	ted and measu	red.			
		STC	DP2	STOP1	STOP1		DES	CRIPTION		
		0		0		0		1 Hit		
		0		0		1		2 Hits		
15:13	STOP[2:0]	0		1		0		3 Hits		
10.10	0101[2.0]	0		1		1		4 Hits		
		1	 	0		0		5 Hits		
		1	 	0		1		6 Hits		
		1		1		0		6 Hits		
		1		1		1		6 Hits		
		Wave Selector measurement a numbered as de	ccuracy, the first	wave measurab						
<i>1</i> 0 -	70140 //7 55		T2WV[5:0] (de	cimal)		D	ESCRIPTION			
12:7	T2WV[5:0]		0 through	2			Wave 2			
			3				Wave 3			
			4				Wave 4			
			5 through (63		Way	ve 5 through 63	3		

Table 18. TOF2 Register (continued)

BIT	NAME	DESCRIPTION									
		TOF Duty Cycle: These bits determine the time delay between successive executions of TOF measurements. It is the Start-to-Start time of automatic execution of the TOF_UP and the TOF_DN and is applicable only for the TOF_DIFF command. It is based upon the 32.768kHz crystal. If the actual TOF of the acoustic path exceeds the programmed Start-to-Start time in this setting, then the TOF Duty Cycle performs as if the bit setting is 000b.									
			DESCRIPTION								
	TOF_CYC	TOF_CYC[2:0]	32kHz CLOCK CYCLES(decimal)	TYPICAL TIME	4MHz ON BETWEEN TOF_UP AND TOF_DOWN						
6:4	[2:0]	000b	0	0µs	Yes						
		001b	4	122µs	Yes						
		010b	8	244µs	Yes						
		011b	16	488µs	Yes						
		100b	24	732µs	Yes						
		101b	32	976µs	Yes						
		110b	546	16.65ms	No						
		111b	655	19.97ms	No						
3	X	Reserved									
		Timeout: These bits force a to measure t ₁ t ₂ or Hit1 thru Interrupt Status register is so	Hit6 of the received signal d	oes not occur							
			h if the data for that register value set by these bits, the	is invalid. In a n the device w	ddition, if resultant temperature ites a value of FFFFh to the it temperature probe.						
2:0	TIMOUT	Results registers read FFFF readings exceed the timeou corresponding T1, T2, T3, T	h if the data for that register value set by these bits, the 4 Results register to indicate	is invalid. In a n the device w an open circu	ites a value of FFFFh to the it temperature probe. DESCRIPTION						
2:0	TIMOUT [2:0]	Results registers read FFFF readings exceed the timeour corresponding T1, T2, T3, T TIMOUT2	h if the data for that register t value set by these bits, then 4 Results register to indicate TIMOUT1	is invalid. In ac n the device we an open circu TIMOUT0	ddition, if resultant temperature ites a value of FFFFh to the it temperature probe.						
2:0		Results registers read FFFF readings exceed the timeou corresponding T1, T2, T3, T TIMOUT2 0	h if the data for that register t value set by these bits, then 4 Results register to indicate TIMOUT1 0	is invalid. In ac n the device we an open circu TIMOUTO 0	ddition, if resultant temperature rites a value of FFFFh to the it temperature probe. DESCRIPTION 128µs						
2:0		Results registers read FFFF readings exceed the timeour corresponding T1, T2, T3, T TIMOUT2 0 0	h if the data for that register t value set by these bits, then 4 Results register to indicate TIMOUT1 0 0	is invalid. In a n the device we an open circu TIMOUTO 0 1	ddition, if resultant temperature ites a value of FFFFh to the it temperature probe. DESCRIPTION 128µs 256µs						
2:0		Results registers read FFFF readings exceed the timeou corresponding T1, T2, T3, T TIMOUT2 0 0 0	h if the data for that register t value set by these bits, then 4 Results register to indicate TIMOUT1 0 0 1	is invalid. In ac n the device we an open circu TIMOUTO 0 1 0	ddition, if resultant temperature ites a value of FFFFh to the it temperature probe. DESCRIPTION 128µs 256µs 512µs						
2:0		Results registers read FFFF readings exceed the timeour corresponding T1, T2, T3, T TIMOUT2 0 0 0 0 0	h if the data for that register t value set by these bits, then 4 Results register to indicate TIMOUT1 0 0 1 1 1	is invalid. In ac n the device we an open circu TIMOUTO 0 1 0 1	ddition, if resultant temperature ites a value of FFFFh to the it temperature probe. DESCRIPTION 128µs 256µs 512µs 1024µs						
2:0		Results registers read FFFF readings exceed the timeour corresponding T1, T2, T3, T TIMOUT2 0 0 0 0 0 1	h if the data for that register t value set by these bits, then 4 Results register to indicate TIMOUT1 0 0 1 1 1 0	is invalid. In ac n the device with an open circu TIMOUTO 0 1 0 1 0 1 0	ddition, if resultant temperature rites a value of FFFFh to the it temperature probe. DESCRIPTION 128µs 256µs 512µs 1024µs 2048µs						

Table 19. TOF3 Register

			Т	OF3 REGISTE	R					
WRIT	E OPCODE 3Ah	REA	READ OPCODE BAh		POR DEFAULT VALUE 0000h					
Bit	15	14	13	12	11	10	9	8		
Name	Х	Х	Hit1WV5	Hit1WV4	Hit1WV3	Hit1WV2	Hit1WV1	Hit1WV0		
Bit	7	6	5	4	3	2	1	0		
Name	Х	Х	X Hit2WV5 Hit2WV4 Hit2WV3 Hit2WV2 Hit2V							
BIT	NAME		DESCRIPTION							
15:14	X	Reser	ved							
13:8	13:8 HIT1WV[5:0]		0	n the Wave Sele ave Selector fo	ected for t_2 , wh r t_2 is set to wa	ich is configure ve number 7, t The earliest wa Df	ed in the TOF2 hen the Hit1 W	register. ave Select		
7:6	X	Reser	ved							
T.0 X Reserved Hit2 Wave Select: These bits select the wave number measured. Wave numbers are depicted in Figure 5B. T least 1 greater than the Hit1 Wave Select value. For exto measure wave number 9, then the Hit2 Wave Select or greater. The earliest wave for which Hit2 can be measured.						3. The Hit2 Wa r example, if Hi lect must be se	ve Select value t1 Wave Select et to detect wav	must be at value is set		
5:0	HIT2WV[5:0]		HIT2WV[5	:0] (decimal)		DE	SCRIPTION			
			0	to 4			Wave 4			
				5			Wave 5			
				6			Wave 6			
			7	to 63		V	Vave 7 to 63			

Table 20. TOF4 Register

			Т	OF4 REGISTE	R			
	OPCODE Bh		OPCODE 3Bh		POF	R DEFAULT VA 0000h	ALUE	
Bit	15	14	13	12	11	10	9	8
Name	X	Х	Hit3WV5	Hit3WV4	Hit3WV3	Hit3WV2	Hit3WV1	Hit3WV0
Bit	7	6	5	4	3	2	1	0
Name	Х	Х	Hit4WV5	Hit4WV4	Hit4WV3	Hit4WV2	Hit4WV1	Hit4WV0
BIT	NAME				DESCRIPTION	N		
15:14	Х	Reserved						
13:8	HIT3WV [5:0]	Wave numb than the Hit number 10,	Hit3 Wave Select: These bits select the wave number for which the Hit3 stop time is a Wave numbers are depicted in Figure 5B. The Hit3 Wave Select value must be at lease than the Hit2 Wave Select value. For example, if the Hit2 Wave Select value is set to a number 10, then the Hit3 Wave Select must be set to detect wave number 11 or great wave for which Hit3 can be measured is Wave 5.HIT3WV[5:0] (decimal)DESCRIPTION Wave 50 to 5Wave 67Wave 7					1 greater easure wave
7:6	Х	Reserved	8 to 6	-			/ave 8 to 63	
7:6 X Reserved Hit4 Wave Select: These bits select the wave number for which the Hit4 stop time is n Wave numbers are depicted in Figure 5B. The Hit4 Wave Select value must be at least than the Hit3 Wave Select value. For example, if the Hit3 Wave Select value is set to n number 11, then the Hit4 Wave Select must be set to detect wave number 12 or greated wave for which Hit4 can be measured is Wave 6.						ust be at least lue is set to me	1 greater easure wave	
5:0	[5:0]	HIT4WV[5:0] (decimal)				DE	SCRIPTION	
			0 to 6	3			Wave 6	
			7				Wave 7	
			8				Wave 8	
			9 to 6	3		V	/ave 9 to 63	

Table 21. TOF5 Register

			Т	OF5 REGISTE	R			-
WRIT	E OPCODE 3Ch	REA	D OPCODE BCh		PO	R DEFAULT V/ 0000h	ALUE	
Bit	15	14	13	12	11	10	9	8
Name	Х	Х	Hit5WV5	Hit5WV4	Hit5WV3	Hit5WV2	Hit5WV1	Hit5WV0
Bit	7	6	5	4	3	2	1	0
Name	X	X X	Hit6WV5	4 Hit6WV4	Hit6WV3	Hit6WV2	Hit6WV1	Hit6WV0
BIT	NAME			·	DESCRIPTION	1	· 	·
15:14	Х	Reserved						
13:8	HIT5WV [5:0]	Wave number than the Hit number 12,	Hit5 Wave Select: These bits select the wave number for which the Hit5 stop time is measure Wave numbers are depicted in Figure 5B. The Hit5 Wave Select value must be at least 1 gree than the Hit4 Wave Select value. For example, if the Hit4 Wave Select value is set to measure number 12, then the Hit5 Wave Select must be set to detect wave number 13 or greater. The wave for which Hit5 can be measured is Wave 7. DESCRIPTION 0 to 7 Wave 7 8 Wave 8					
			9	<u></u>			Wave 9	
7:6	X	Reserved	10 to	63		V	ave 10 to 63	
		Reserved Hit6 Wave Select: These bits select the wave number for which the Hit6 stop time is meas Wave numbers are depicted in Figure 5B. Hit6 Wave Select value must at least 1 greater t Hit5 Wave Select value. For example, if Hit5 Wave Select value is set to measure wave nu then the Hit6 Wave Select must be set to detect wave number 14 or greater. The earliest w which Hit6 can be measured is Wave 8.						
5:0	HIT5WV [5:0]	HIT4WV[5:0] (decimal)				DI	SCRIPTION	
			0 to	8			Wave 8	
			9				Wave 9	
			10				Wave 10	
			11 to	63		V	/ave 11 to 63	

Table 22. TOF6 Register

			Т	OF6 REGISTE	R					
WRIT	E OPCODE 3Dh	REA	D OPCODE BDh		POR DEFAULT VALUE 0000h					
Bit	15	14	13	12	11	10	9	8		
Name	C_OFFSET UPR7	C_OFFSET UPR6	C_OFFSET UPR5	C_OFFSET UPR4	C_OFFSET UPR3	C_OFFSET UPR2	C_OFFSET UPR1	C_OFFSET UPR0		
Bit	7	6	5	4	3	2	1	0		
Name	Х	C_OFFSET UP6	C_OFFSET UP5	C_OFFSET UP4	C_OFFSET UP3	C_OFFSET UP2	C_OFFSET UP1	C_OFFSET UP0		
BIT	NAME				DESCRIPTI	ON				
		program the Early with the Offset vo	rator Return Of med receive co / Edge, t ₁ , is de voltage present oltage setting, w urator Return (mparator offse tected. The act at the V _{CC} pir here C_OFFS	t is returned to tual offset retur is. The followin ETUPR is a two	a common moo n voltage is dej g formula defin o's-complemen	de voltage auto pendent upon a es the Compar t number:	matically after nd scales		
15:8	C_OFFSET R[7:0]		Comparator Return Offset Voltage = $V_{CC} \times \frac{1152 + C_OFFSETUPR}{3072}$ where 1 LSB = $\frac{V_{CC}}{3072}$							
			C_OFFSE	TUPR[6:0]		OF	FSET (LSBs)			
			7Fh	to 01h			127 to 1			
			0	0h			0			
			80h 1	o FFh			-128 to -1			
7	X	Reserve	d							

Table 22. TOF6 Register (continued)

BIT	NAME	DESCRI	PTION					
		Comparator Offset Upstream: These bits define an initial selected receive comparator offset voltage for the analog receiver comparator front-end. This comparator offset is used to detect the Early Edge wave, t_1 . The actual common mode voltage is dependent upon and scales with the voltage present at the V _{CC} pins.						
		When the STOP_POL bit in the TOF1 register is set to zero indicating a rising edge detection of the zero crossing of the received acoustic wave, then the Comparator Offset is a positive value. When the STOP_POL bit in the TOF1 register is set to one indicating a falling edge detection of the zero crossing of the received acoustic wave, then the Comparator Offset is a negative value.						
	C OFFSETUP	The following formulas define the Comparator Offset voltage setting						
6:0	[6:0]	STOP_POL = 0 Comparator Offset Voltage	$= V_{CC} \times \frac{1152 + C_{OFFSETUP}}{3072}$					
		STOP_POL = 1 Comparator Offset Voltage	$= V_{CC} \times \frac{1151 - C_OFFSETUP}{3072}$					
		where 1 LSB = $\frac{V_{CC}}{3072}$ C_OFFSETUP[6:0] OFFSET (LSBs)						
		00h to 7Fh	0 to 127					

Table 23. TOF7 Register

				Т	OF7 REGISTE	R				
	E OPCODE 3Eh			OPCODE BEh		POR DEFAULT VALUE 0000h				
Bit	15	14	4	13	12	11	10	9	8	
Name	C_OFFSET DNR7	C_OF DN		C_OFFSET DNR5	C_OFFSET DNR4	C_OFFSET DNR3	C_OFFSET DNR2	C_OFFSET DNR1	C_OFFSET DNR0	
Bit	7	6	6	5	4	3	2	1	0	
Name	Х	C_OF		C_OFFSET DN5	C_OFFSET DN4	C_OFFSET DN3	C_OFFSET DN2	C_OFFSET DN1	C_OFFSET DN0	
BIT	NAME					DESCRIPTION				
15:8	C_OFFSETI [7:0]	DNR	program after the scales of Return	nmed receive c e Early Edge, t with the voltage Offset voltage arator Return $1 \text{ LSB} = \frac{V_{CC}}{307}$ C_OFFSI	comparator offs 1, is detected. 2 present at the setting, where Offset Voltac	et is returned to The actual offse V _{CC} pins. The	a common me et return voltage following form R is a two's-col 52 + C_OFFS 3072	asuring the t2 v ode voltage aut e is dependent ula defines the mplement num SETDNR FSET (LSBs) 127 to 1	omatically upon and Comparator	
		-	00h 80h to FFh				0 -128 to -1			
7	X		Reserv			I				

Table 23. TOF7 Register (continued)

BIT	NAME	DESCRIPTION						
		Comparator Offset Downstream: These bits define an initial selected receive comparator offset voltage for the analog receiver comparator front-end. This comparator offset is used to detect the Early Edge wave, t_1 . The actual common mode voltage is dependent upon and scales with the voltage present at the V _{CC} pins.						
		When the STOP_POL bit in the TOF1 register is set to zero indicating a rising edge detection of the zero crossing of the received acoustic wave, then the Comparator Offset is a positive value. When the STOP_POL bit in the TOF1 register is set to one indicating a falling edge detection of the zero crossing of the received acoustic wave, then the Comparator Offset is a negative value.						
6:0	C_OFFSETDN	The following formulas define the Comparator Offset voltage setting:						
0.0	[6:0]	STOP_POL = 0 Comparator Offset Voltage	$e = V_{CC} \times \frac{1152 + C_{OFFSETUP}}{3072}$					
		STOP_POL = 1 Comparator Offset Voltage	$e = V_{CC} \times \frac{1151 - C_{OFFSETUP}}{3072}$					
		where 1 LSB = $\frac{V_{CC}}{3072}$						
		C_OFFSETDN[6:0]	OFFSET (LSBs)					
		00h to 7Fh	0 to 127					

Table 24. Event Timing 1 Register

			EVENT	TIMING 1 RE	GISTER					
WRIT	E OPCODE 3Fh	READ	OPCODE BFh		POR DEFAULT VALUE 0000h					
Bit	15	14	13	12	11	10	9	8		
Name	TDF3	TDF2	TDF1	TDF0	TDM4	TDM3	9 TDM2	o TDM1		
Bit	7	6	5	4	3	2	1	0		
Name	TDM0	TMF5	TMF4	TMF3	TMF2	TMF1	TMF0	Х		
BIT	NAME				DESCRIPTION					
		TOF Difference Measurement Frequency: These bits define the rate at which TOF_DIFF measurements are executed when the EVTMG1 or EVTMG2 command is executed. Rate = 0.5s + (TDF[3:0] x 0.5s) + randomizer value								
15:12	TDF[3:0]		TDF[3:0] (d	ecimal)			RATE (s)			
			0				0.5			
			1				1.0			
							7.5			
		TOF Differen			ts define the nu		-			
			when the EVTN		62 command is		Jiri measuren	ient cycles to		
11:7	TDM[4:0]		TDM[4:0] (c	lecimal)			CYCLES			
			0				1			
			1				2			
			30				31			
		cycle measur measuremen	ements. It is a	start-cycle to s ecuted when th	These bits defin tart-cycle time c le EVTMG1 or f cer value	luration at whic	h temperature			
6:1	TMF[5:0]	TMF[5:0] (decimal) RATE (S)								
			0				1			
			1				2			
			62				63			
0	X	Reserved								

Table 25. Event Timing 2 Register

			EVEN	IT TIMING 2 R	EGISTER				
WRIT	E OPCODE 40h	RE	AD OPCODE C0h		POF	R DEFAULT VA 0000h	LUE		
Bit	15	14	13	12	11	10	9	8	
Name	TMM4	TMM	3 TMM2	TMM2 TMM1 TMM0			CAL_CFG2	CAL_CFG1	
Bit	7	6	5	5 4 3 2 1				0	
Name	CAL_CFG0	X	X					PORTCYC0	
BIT	NAME	:			DESCRIP	TION	·		
BIT		NAME DESCRIPTION Temperature Measurements: These bits define the number of temperature measurement cycles to be executed when the EVTMG1 or EVTMG3 command is executed. Cycles = 1+ TMM[4:0]						surement	
			TMM[4	:0] (decimal)		CYCLES			
15:11	TMM[4:	0]	0				1		
			1				2		
				30			31		
10	CAL_US	SE .	Calibration Usage CalibrationInt and C of data while execu calibration factors a	This bit, when CalibrationFracting the EVTMC	registers during 6 commands. A	measurement, Il time measure	the calibration c averaging and	accumulation	
			Calibration Config the automatic Calib			point in the EV	TMGx cycle/sec	luence where	
			CAL_CFG[2:0]	-	TMGx sequenc	DESCRIPTIC	DN execution of the	Calibrate	
			000b to 011b		pration Disabled				
9:7	CAL_CFG	[2:0]	100b		ning of each TC ning of each Te		e		
			101b		ning of each TC ning of each Te		Jence		
			110b		ne beginning of ning of each Te				
			111b		ne beginning of ning of each Te				
6:5	X		Reserved	l					

Table 25. Event Timing 2 Register (continued)

BIT	NAME	DESCRIPTION								
		Preamble Temperature Cycle: These 3 bits are used to set the number of cycles to use as preamble for reducing dielectric absorption of the temperature measurement capacitor. Each cycle is comprised of one temperature measurement sequence as defined by the TP[1:0] bits.								
		PRECYC2	PRECYC1 PRECYC	CO DESCRIPTION						
		0	0 0	0 Dummy Cycle						
		0	0 1	1 Dummy Cycles						
4:2	4:2 PRECYC[2:0]	0	1 0	2 Dummy Cycles						
		0	1 1	3 Dummy Cycles						
		1	0 0	4 Dummy Cycles						
		1	0 1	5 Dummy Cycles						
		1	1 0	6 Dummy Cycles						
		1	1 1	7 Dummy Cycles						
		temperature port measuremen	its define the time interval betweets. It is a start-to-start time. These asurement ports. See the Temp	e bits also define the timeout						
1:0	PORTCYC[1:0]	PORTCYC1	PORTCYC0	DESCRIPTION (µs)						
		0	0	128						
		0	1	256						
		1	0	384						
		1	1	512						

Table 26. TOF Measurement Delay Register

			TOF MEASU	REMENT DEL	AY REGISTER	R			
WRITE OPCODE 41h		REAL	READ OPCODE C1h		POR DEFAULT VALUE 0000h				
Bit	15	14	13	12	11	10	9	8	
Name	DLY15	DLY14	DLY13	DLY12	DLY11	DLY10	DLY9	DLY8	
Bit	7	6	5	4	3	2	1	0	
Name	DLY7	DLY6	DLY5	DLY4	DLY3	DLY2	DLY1	DLY0	
BIT	NAME				DESCRIPT	ION			
15:0	DLY[15:0	of the The au] this de This d Care r	This is hexadecimal value ranging from 0000h to FFFFh (Decimal 0 to 65535). It is a r of the 4MHz crystal period (250ns). The minimum setting is 0064h, which is equivalen The analog comparator driven by the bandpass filter does not generate a stop condition this delay, counted from the internally generated start pulse for the acoustic wave, has This delay applies to Early Edge Detect wave. Care must be taken to set the TIMOUT bits in the TOF2 register so that a timeout inter does not occur before this delay expires.						

			CALIBRATIC	ON AND CON	TROL REGIST	ER						
W	RITE OPCODE 42h	E R	EAD OPCODE C2h		P	OR DEFAULT 0000h	VALUE					
Bit	15	14	13	12	11	10	9	8				
Name	X	X	X	Х	CMP_EN	CMP_SEL	INT EN	ET_CONT				
	<u> </u>	J	<u> </u>		_							
Bit	7	6	5	4	3	2	1	0				
Name	CONT_INT	CLK_S2	CLK_S2 CLK_S1 CLK_S0 CAL_ CAL_ CAL_ CAL_ PERIOD3 PERIOD2 PERIOD1 PE									
BIT	NAME		DESCRIPTION									
15:12	Х	Reserved	served									
11	CMP_EN	1 = CMP_OU	omparator/UP_DN Output Enable : = CMP_OUT/UP_DN output device pin is enabled. = CMP_OUT/UP_DN output device pin is driven low.									
10	CMP_SEL	and is only us 1 = CMP_EN 0 = UP_DN: 1 High Output:	Comparator/UP_DN Output Select: This bit selects the output function of the CMP_OUT/UP_DN pin and is only used when CMP_EN = 1. I = CMP_EN: The output monitors the receiver front-end comparator output. D = UP_DN: The output monitors the launch direction of the pulse launcher. High Output: Upstream measurement (TX_UP to TX_DN) Low Output: Downstream measurement (TX_DN to TX_UP)									
9	INT_EN	Interrupt Ena INT pin.	able: This bit, wh	en set, enable	s the INT pin. A	l interrupt sourc	es are wire-OR	ed to the				
8	ET_CONT	command to o This bit, wher • The mea • The cycl	currently execut	cute until the F s: ing EVTMG1 c and/or one se ing EVTMG2 c	IALT command command to run equence of temp command to run	is received by th one sequence of erature measur one sequence of	ne device. of TOF_DIFF ement. of TOF_DIFF m	easurements				
7	CONT_INT	the INT pin (if microprocess When this bit	Interrupt: This b enabled) after e or to interrogate is cleared, the cu y by the setting c	very TOF_DIF the current Event urrently execut	F or Temperatur ent for accuracy ing EVTMGx co	e measurement of measuremer	t cycle. This allc nts and hit data.	ws the host				

Table 27. Calibration and Control Register

BIT	NAME			DESCRIP	TION					
		Clock Settling Time: These bits define the time interval that the device waits after enabling the 4MHz clock for it to stabilize before making any measurements of time or temperature.								
			0116.04		DE	SCRIPTION				
		CLK_S2	CLK_S1	CLK_S0	32kHz CLOCK C	YCLES TYPICAL T	IME			
		0	0	0	16	488µs				
6:4		0	0	1	48	1.46ms				
6:4	6:4 CLK_S[2:0]	0	1	0	96	2.93ms				
		0	1	1	128	3.9ms				
		1	0	0	168	5.13ms				
		1	0	1	4MHz Os	c On Continuously				
		1	1	0	4MHz Os	c On Continuously				
		1	1	1	4MHz Os	c On Continuously				
			e for determination	of the 4MHz cera	bits define the number nic oscillator period.	of 32.768kHz oscillator				
					DESCRIPT	ON				
3:0	CAL_PERI OD[3:0]	CAL_PER (deci		-	OCK CYCLES ecimal)	TYPICAL TIME (μs)				
		0)		1	30.5				
		1			2	61				
		14	4		15	457.7				
		1:	5		16	488.0				

Table 27. Calibration and Control Register (continued)

Table 28. Real-Time Clock Register

			REAL-TI	ME CLOCK R	EGISTER					
WRI	TE OPCODE 43h	READ OPCODE C3h			POR DEFAULT VALUE 0000h					
Bit	15	14	13	12	11	10	9	8		
Name	Х	Х	Х	Х	Х	Х	Х	Х		
Bit	7	6	5	4	3	2	1	0		
Name	Х	32K_BP	32K_EN	EOSC	AM1	AM0	WF	WD_EN		
BIT	NAME	NAME DESCRIPTION								
15:7	X	Reserved								
6	32K_BP	the 32KX1 de	32kHz Bypass: This bit, when set, allows an external CMOS-level 32.768kHz signal to be applied to the 32KX1 device pin. The internal 32.768kHz oscillator is bypassed and the external signal is driven into the device's core.							
5	32K_EN	32kHz Clock Output Enable: This bit enables the 32KOUT device pin to drive a CMOS-level square wave representation of the 32kHz crystal.						S-level square		
4	EOSC		l lator: This acti to logic 1, the c			starts the real ti	me clock osci	llator. When		
		AM1 or AM2 alarm settings pin is asserte	bits are set. Wł s in Alarm regis	nen the RTC's l sters, the AF bit and remains as	nours or minute in the Interrup serted until the	The alarm is ac s value increme t Status register Interrupt Status	ents to a value is set and the	e equal to the TNT device		
3:2	AM[1:0]	AM	1	AM0		ALARM F	UNCTION			
		0		0	No alarm					
		0		1	Alarm when r	minutes match				
		1		0	Alarm when I	nours match				
		1		1	1 Alarm when hours and minutes match					
1	WF	a zero to clea	r the bit. Writin	g this bit to a z		r reaches zero. /DO pin is asse				
0	WD_EN	1 = Watchdog	 pin to its inactive high-impedance state. Watchdog Enable: 1 = Watchdog timer is enabled. 0 = Watchdog time is disabled and the WDO pin is high impedance. 							

Table 29. Interrupt Status Register

			INTE	RRUPT STA	TUS REGIS	TER		
	TE OPCODE EAD ONLY	F	EAD OPCOI FEh	DE			AULT VALUE 000h	
Bit	15	14	13	12	11	10	9	8
Name	ТО	AF	Х	TOF	TE	LDO	TOF_EVTMG	TEMP_EVTMG
Bit	7	6	5	4	3	2	1	0
Name	Х	Cal	Halt	CSWI	Х	PORX	X	Х
Note: This information	-	d only and bit	s are self-clea	ring upon a rea	ad to this reg	ister, see the In	terrupt Operations	section for more
BIT	NAME				DESCR	IPTION		
15	то					it1 thru Hit6, or n the TOF2 reg	temperature meas ister to elapse.	urements do not
14	AF		: Set when th Alarm registers		or minutes v	alue increment	s to a value equal t	to the alarm
13	Х	Reserved						
12	TOF	During exec (if enabled)	cution of The I upon complet	EVTMG1 or E\ tion of each of	/TMG2 comr the cycles of	nand, this bit is the Event defir	nmand has comple set and the INT pil ned by the TOF Dif ontrol register has	n is asserted ference
11	TE	During exec (if enabled)	cution of The I upon comple	EVTMG1 or E\ tion of each of	/TMG3 comr the cycles of	the Event defir	set and the INT pin ned by the Tempera ontrol register has	ature
10	LDO		O Stabilized		internal low-	dropout regulat	or is turned on by o	either the LDO_
9	TOF_ EVTMG		_DIFF measu				VTMG2 commands n the T1, T2, T1_A	
8	TEMP_ EVTMG	completed i	ts last temper		ments. This	indicates that th	r EVTMG3 comma ne data in the T1, T	
7	Х	Reserved						
6	CAL	host microp and Cal_CF	rocessor. Wh Gx bits in the	en Calibration Event Timing	occurs as a r 2 register an	esult of the sett d the device is	command is manu ting of the Cal_Use automatically exec nmands, this bit is	e, Cal_AUTO uting Calibration
5	HALT	HALT: Set	when the HAL	T command ha	as completed			
4	CSWI	Case Swite	h: Set when a	a high logic lev	el is detected	d on the CSW d	levice pin.	
3	Х	Reserved						
2	POR					ccessfully powe s bit has been s	ered by application et.	of V_{CC} . Upon
1:0	X	Reserved						

Table 30. Control Register

			CON	NTROL REGI	STER				
WRIT	E OPCODE FFh	READ OPCODE 7Fh			POR DEFAULT VALUE 000xh				
Bit	15	14	13	12	11	10	9	8	
Name	Х	Х	Х	Х	Х	Х	AFA	CSWA	
Bit	7	6	5	4	3	2	1	0	
Name	X	Х	Х	Х	HWR3	HWR2	HWR1	HWR0	
BIT	NAME		DESCRIPTION						
15:10	Х	Reserved							
9	AFA	settings in the Status registe	e Real-Time Cl	ock register. T ng the RTC ala	RTC's hours an his bit is set at t arm settings, a 0 a 0.	he same time a	as the AF bit in	the Interrupt	
8	CSWA	has detected Status registe	a tamper cond er. Once set, th Detection mus	lition. This bit i is bit must be	e CSW pin deters s set at the sam written to a 0 to before the CSW	e time as the C re-arm the Cas	SWI bit in the se Switch Deter	nterrupt ction. The	
7:0	Х	Reserved							
3:0	HWR[3:0]	Note: This va		cessed and mo	hardware revision odified. Read thi	•			

Conversion Results Register Descriptions

The devices conversion results registers are all read only volatile SRAM. The POR default value for all registers is 0000h.

READ-ONLY ADDRESS	REGISTER				DESCR	RIPTION					
			Bit 15 to Bit 8 holds the 8 bit value of the pulse width ratio $(t_1 \div t_2)$ for the upstream measurement. Each bit is weighted as follows:								
		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
		1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.0078125		
C4h	WVRUP	Bit 7 to bit 0 holds the 8 bit value of the pulse width ratio ($t_2 \div t_{IDEAL}$) where t_{IDEAL} is equal to one- half the period of the Pulse Launch Frequency for the upstream measurement. Each bit is weighted as follows:									
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
		1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.0078125		
		The maximu	im value of e	ach of these	ratios is 1.99	21875.	-				
C5h	Hit1UPInt	representati	15-bit fixed-point integer value of the first hit in the upstream direction. This integer portion is a binary representation of the number of t_{4MHZ} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHZ} .								
C6h	Hit1UPFrac	16-bit fractional value of the first hit in the upstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHz} .									
C7h	Hit2UPInt	is a binary re	15-bit fixed-point integer value of the second hit in the upstream direction. This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHz} .								
C8h	Hit2UPFrac		on of one t _{4N}	the second h _{MHz} period qu ³ x t _{4MHZ} .	-				-		
C9h	Hit3UPInt	representati	on of the nur	value of the t nber of t _{4MHz} r (2 ¹⁵ - 1) x t ₂	periods that						
CAh	Hit3UPFrac		on of one t _{4N}	the third hit ir _{MHz} period qu ³ x t _{4MHZ} .	-			-	-		
CBh	Hit4UPInt	a binary rep	resentation o	value of the f of the number eger is 7FFFh	of t _{4MHz} per	iods that cor		•			
CCh	Hit4UPFrac		on of one t _{4N}	the fourth hit _{MHz} period qu ³ x t _{4MHZ} .				•	•		
CDh	Hit5UPInt	representati	on of the nur	value of the f nber of t _{4MHz} r (2 ¹⁵ - 1) x t ₂	periods that						

Table 31. Conversion Results Registers Description

READ-ONLY ADDRESS	REGISTER				DESCR					
CEh	Hit5UPFrac	representati	16-bit fractional value of the fifth hit in the upstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction s FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHZ} .							
CFh	Hit6UPInt	a binary rep	15-bit fixed-point integer value of the sixth hit in the upstream direction. This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHZ} .							
D0Fh	Hit6UPFrac	representati	16-bit fractional value of the sixth hit in the upstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHZ} .							
D1h	AVGUPInt	integer porti	on is a binary		on of the nur	mber of t _{4MH}	_z periods tha	tream directic t contribute to		
D2h	AVGUP Frac	portion is a l	16-bit fractional value of the average of the hits recorded in the upstream direction. This fractional portion is a binary representation of one t4MHz period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16} \times t_{4MHZ}$.							
		Bit 15 thru Bit 8 holds the 8 bit value of the pulse width ratio (t ₁ ÷ t2).for the downstream measurement. Each bit is weighted as follows:								
		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
D3h	WVRDN	Bit 7 to bit 0 holds the 8 bit value of the pulse width ratio ($t_2 \div t_{\text{IDEAL}}$) where t_{IDEAL} is equal to one-half the period of the Pulse Launch Frequency for the downstream measurement. Each bit is weighted as follows:								
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.0078125	
		The maximu	im value of e	ach of these	ratios is 1.99	21875.				
D4h	Hit1DNInt	a binary rep	resentation o		of t _{4MHz} per	iods that con		is integer por time results.		
D5h	Hit1DNFrac	representati		_{IHz} period qu				nal portion is kimum size of		
D6h	Hit2DNInt	is a binary re	epresentatior		er of t _{4MHz} p	eriods that c		. This integer he time result	-	
D7h	Hit2DNFrac	representati		_{IHz} period qu				ctional portior	-	
D8h	Hit3DNInt	is a binary re	epresentatior		er of t _{4MHz} p	eriods that c		nis integer po he time result		

READ-ONLY ADDRESS	REGISTER	DESCRIPTION
D9h	Hit3DNFrac	16-bit fractional value of the third hit in the downstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHz} .
DAh	Hit4DNInt	15-bit fixed-point integer value of the fourth hit in the downstream direction. This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHz} .
DBh	Hit4DNFrac	16-bit fractional value of the fourth hit in the downstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHz} .
DCh	Hit5DNInt	15-bit fixed-point integer value of the fifth hit in the downstream direction. This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x $t_{4M}H_z$.
DDh	Hit5DNFrac	16-bit fractional value of the fifth hit in the downstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHz} .
DEh	Hit6DNInt	15-bit fixed-point integer value of the sixth hit in the downstream direction This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHz} .
DFh	Hit6DNFrac	16-bit fractional value of the sixth hit in the downstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHZ} .
E0h	AVGDNInt	15-bit fixed-point integer value of the average of the hit times recorded in the downstream direction This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHz} .
E1h	AVGDN Frac	16-bit fractional value of the average of the hit times recorded in the downstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16} \times t_{4MHz}$.
E2h	TOF_ DIFFInt	16-bit fixed-point two's-complement integer portion of the difference of the averages for the hits recorded in both the upstream and downstream directions. It is computed as: AVGUP - AVGDN This integer represents the number of t _{4MHz} periods that contribute to computation. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t _{4MHZ} . The minimum size of this integer is 8000h or -2 ¹⁵ x t _{4MHz} .
E3h	TOF_ DIFFFrac	16-bit fractional portion of the two's complement difference of the averages for the hits recorded in both the upstream and downstream directions. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHz} .

READ-ONLY ADDRESS	REGISTER				DESCR	RIPTION					
		that indicate execution of equal to 2 ti	Bit 15 thru Bit 8 holds the 8 bit value of the TOF_Range. The TOF_Range is an 8-bit binary integer hat indicates the range of valid error-free TOF_DIFF measurements that were made during execution of either of the EVTMG1 or EVTMG2 commands. The maximum value of TOF_Range is equal to 2 times the actual pulse launch period as configured by the Pulse Launch Divider bits in the TOF1 register.								
		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
		MSB		ТО	F_Range 8-I	oit binary inte	ger		LSB		
			s to calculate e shown belo	-	nd Resolutio	on of the TOF	_Range integ	ger for a giver	DPL[3:0]		
Maximum Range (μs) = DPL[3:0] + 1 Resolution = Maximum Range / 256											
	TOF_	DPL	[3:0]	LAU FREQU		MAXIMU (µ	M RANGE s)	RESOL (n			
	Cycle_	000		1 N		2	2	7.8			
E4h	Count/ TOF_	OF		666.6	SkHz	3	3	11.7	185		
	Range					· ·			•		
		1110b 1111b		133.3			5	58.59375			
		111	1b	125	kHz	1	6	62	5		
		commands for the purp TOF_DIFF_ executed by the complet 1 register has causing the	nteger that indicates the number of valid error-free cycles that either of the EVTMG1 or EVTMG2 commands has executed. It also represents the number of TOF_DIFF cycles that have been totaled for the purpose of averaging, which affects the results provided in the TOF_DIFF_AVGFrac and TOF_DIFF_AVGInt registers. It is incremented every time an error-free TOF_DIFF command is executed by either the EVTMG1 or EVTMG2 sequence. Because of this internal error checking, once the complete number of cycles defined by the TOF Difference Measurements bits in the Event Timing 1 register has been completed and the TOF_EVTMG bit has been set in the Interrupt Status register causing the INT device pin to be asserted (if enabled), the TOF Cycle Count may not be equal to the setting of the TOF Difference Measurements bits in the Event Timing 1 register.								
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
		MSB				8-bit binary in			LSB		
E5h	TOF_DIFF_ AVGInt	measureme This integer	nts. It is com represents th ze of the inte	puted as: ne number of	t _{4MHz} period	ds that contrib	oute to the co	umulated TOF mputation. The of this integ	ne		
E6h	TOF_DIFF_ AVGFrac	measureme	nts. This frac	tional portion	is a binary r	verage of the epresentation is FFFFh or	of one t _{4MH}	_z period quan	tized to a		

READ-ONLY ADDRESS	REGISTER		DESCRIPTION								
E7h	T1Int	temperature representat	15-bit fixed-point integer value of the time taken to discharge the timing capacitor through the temperature sensing element connected to the T1 device pin. This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHZ} .								
E8h	T1Frac	sensing ele of one t _{4MH}	6-bit fractional value of the time taken to charge the timing capacitor through the temperature ensing element connected to the T1 device pin. This fractional portion is a binary representation if one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or 2^{16} - 1)/ 2^{16} x t_{4MHz} .								
EBh	T2Int	temperature representat	5-bit fixed-point integer value of the time taken to charge the timing capacitor through the emperature sensing element connected to the T2 device pin. This integer portion is a binary epresentation of the number of t_{4MHZ} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHZ} .								
ECh	T2Frac	sensing ele of one t _{4MH}	6-bit fractional value of the time taken to charge the timing capacitor through the temperature ensing element connected to the T2 device pin. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $2^{16} - 1$ / $2^{16} x t_{4MHz}$.								
EFh	Temp_ Cycle_ Count	that either c Temperatur provided in Temperatur this internal Measureme has been se the Temp C	of the EVTMO e cycles that the Tx_AVGF e command i error checkii ents bits in the et in the Inter	s an 8-bit bina 61 or EVTMG have been to Frac and Tx s executed by ng, once the o e Event Timin rupt Status re hay not be equ	3 commands taled for the AVGInt regist y either the E complete nun g 2 register h gister causin	has execute purpose of average of a series of the series of a series of the series of	d. It also repr veraging, which emented ever VTMG3 sequ is defined by t inpleted and the vice pin to be	esents the n ch affects the y time an err ence. Becau he Temperat he Temp_EV asserted (if o	umber of e results or-free se of ure TMG bit enabled),		
		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
		X	Х	X	Х	Х	Х	Х	X		
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
		MSB		Die	-	cle Count	2.12	2	LSB		
F0h	T1_AVGInt	This integer	portion is a	value of the a binary represe um size of the	entation of th	e number of	t _{4MHz} periods				
F1h	T1_AVG Frac	16-bit fraction representat	onal portion o	of the average _{MHz} period qu	of the T1 pc	rt measurem	ents. This fra		-		

Table 04	0	Desculta	Destates	Description	(
Table 31.	Conversion	Results	Registers	Description	(continuea)	

READ-ONLY ADDRESS	REGISTER	DESCRIPTION
F4h	T2_AVGInt	15-bit fixed-point integer value of the average of the T2 port measurements. It is computed as: This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHz} .
F5h	T2_AVG Frac	16-bit fractional portion of the average of the T2 port measurements. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t_{4MHz} .
F8h	Calibration Int	15-bit fixed-point integer value of the time taken to measure the period of the 32.768kHz crystal oscillator during execution of the Calibrate command. This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHZ} .
F9h	Calibration Frac	16-bit fractional value of the time taken to measure the period of the 32.768kHz crystal oscillator during execution of the Calibrate command. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16} \times t_{4MHZ}$.
FAh		Reserved
FBh		Reserved
FCh		Reserved
FDh		Reserved

Gas Flow Meter SoC

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX35104ETL+	-40°C to +85°C	40 TQFN-EP*
MAX35104ETL+T	-40°C to +85°C	40 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

*EP = Exposed pad.

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
40 TQFN-EP	T4055+2	<u>21-0140</u>	<u>90-0016</u>

Gas Flow Meter SoC

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/16	Initial release	—
1	6/17	Corrected measurement range and clarified notes about measurement accuracy	1, 35
2	7/17	Updated ESD specification	2
3	12/17	Corrected register address for T2, removed references to T3 and T4	71, 77, 78

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.