







Texas **INSTRUMENTS** 

**[TLK10031](http://www.ti.com/product/tlk10031?qgpn=tlk10031)**

SLLSEL3C –JULY 2015–REVISED SEPTEMBER 2017

# **TLK10031 Single-Channel XAUI/10GBASE-KR Transceiver**

## <span id="page-0-0"></span>**1 Device Overview**

## <span id="page-0-1"></span>**1.1 Features**

- Single Channel Multi-Rate Transceiver
- Supports 10GBASE-KR, XAUI, and 1GBASE-KX Ethernet Standards
- Supports all CPRI and OBSAI Data Rates up to 10 **Gbps**
- Supports Multi-Rate SERDES Operation with up to 10.3125 Gbps Data Rate on the High Speed Side and up to 5 Gbps on the Low Speed Side
- Differential CML I/Os on Both High Speed and Low Speed Sides
- Interface to Backplanes, Passive and Active Copper Cables, or SFP+ Optical Modules
- Selectable Reference Clock with Multiple Output Clock Options
- Supports PRBS, CRPAT, CJPAT, High/Low/Mixed-Frequency Patterns, and KR Pseudo-Random Pattern Generation and Verification, Square-Wave Generation

## **1.2 Applications**

- <span id="page-0-2"></span>• 10GBASE-KR Compliant Backplane Links
- 10 Gigabit Ethernet Switch, Router, and Network Interface Cards

## <span id="page-0-3"></span>**1.3 Description**

The TLK10031 is a single-channel multi-rate transceiver intended for use in high-speed bi-directional point-to-point data transmission systems. This device supports three primary modes. It can be used as a XAUI to 10GBASE-KR transceiver, as a general-purpose 8b/10b multi-rate 4:1, 2:1, or 1:1 serializer/deserializer, or can be used in 1G-KX mode.



(1) For more information, see [Section 12](#page-141-0), *Mechanical Packaging and Orderable Information*.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

- Supports Data Retime Operation
- Two Power Supplies: 1 V (Core), and 1.5 or 1.8 V  $(I/O)$
- No Power Supply Sequencing Requirements
- Transmit De-emphasis and Receive Adaptive Equalization to Allow Extended Backplane/Cable Reach on Both High Speed and Low Speed Sides
- Loss of Signal (LOS) Detection
- Supports 10G-KR Link Training, Forward Error Correction, Auto-Negotiation
- Jumbo Packet Support
- JTAG; IEEE 1149.1 Test Interface
- Industry Standard MDIO Control Interface
- 65nm Advanced CMOS Technology
- Industrial Ambient Operating Temperature (–40°C to 85°C)
- Power Consumption: 800 mW (Nominal)
- Proprietary Cable/Backplane Links
- High-Speed Point-to-Point Transmission Systems



## **Table of Contents**



<span id="page-1-0"></span>



**6 Parametric Measurement Information** ............. **[16](#page-15-0)**

# • Changed the Description of bits 12, 8, and 1 in [Table 7-13](#page-56-0) ... [57](#page-56-1) **Changes from Revision A (August 2015) to Revision B Page** Changed the P<sub>D</sub> Nominal value From: 1.6 W To: [8](#page-7-4)00 mW in the *Recommended Operating Conditions* table ........... 8 Changed the P<sub>D</sub> Worst case supply voltage value From: 2.3 W To 1.15 W in the *Recommended Operating Conditions* table... [8](#page-7-4) **Changes from Original (July 2015) to Revision A** *Page* **Page 2015) to the extra**  $P$  **and the extr** • Changed the *TLK10031 Pinout* image to include the column numbers ... [4](#page-3-2)

**Changes from Revision B (August 2015) to Revision C Page Page Page Page Page Page Page** 

• Changed Pin B1 From: 1NINA To: INA1N; Changed Pin E1 From: INA1P To: INA3N in the *TLK10031 Pinout* image [4](#page-3-2) • Added Pin numbers: H3, L6, and M1 To Pin VSS in the *Pin Description - Power Pins* table .............................. [7](#page-6-0)



#### <span id="page-2-0"></span>**3 Description**

While operating in the 10GBASE-KR mode, the TLK10031 performs serialization of the 8B/10B encoded XAUI data stream presented on its low speed (LS) side data inputs. The serialized 8B/10B encoded data is presented on the high speed (HS) side outputs in 64B/66B encoding format. Likewise, the TLK10031 performs deserialization of 64B/66B encoded data streams presented on its high speed side data inputs. The deserialized 64B/66B data is presented in XAUI 8B/10B format on the low speed side outputs. Link Training is supported in this mode as well as Forward Error Correction (FEC) for extended length applications.

While operating in the General Purpose SERDES mode, the TLK10031 performs 2:1 and 4:1 serialization of the 8B/10B encoded data streams presented on its low speed (LS) side data inputs. The serialized 8B/10B encoded data is presented on the high speed (HS) side outputs. Likewise, the TLK10031 performs 1:2 and 1:4 deserialization of 8B/10B encoded data streams presented on its high speed side data inputs. The deserialized 8B/10B encoded data is presented on the low speed side outputs. Depending on the serialization/deserialization ratio, the low speed side data rate can range from 0.5 Gbps to 5 Gbps and the high speed side data rate can range from 1 Gbps to 10 Gbps. 1:1 retime mode is also supported but limited to 1 Gbps to 5 Gbps rates.

The TLK10031 also supports 1G-KX (1.25 Gbps) mode with PCS (CTC) capabilities. This mode can be enabled via software provisioning or via auto negotiation. If software provisioning is used, data rates up to 3.125 Gbps are supported.

The TLK10031 features a built-in crosspoint switch, allowing for redundant outputs and easy re-routing of data. Each output port (either high speed or low speed) can be configured to output data coming from any of the device's input ports. The switching can be initiated through either a hardware pin or through software control, and can be configured to occur either immediately or after the end of the current packet. This allows for switching between data sources without packet corruption.

Both low speed and high speed side data inputs and outputs are of differential current mode logic (CML) type with integrated termination resistors.

The TLK10031 provides flexible clocking schemes to support various operations. They include the support for clocking with an externally-jitter-cleaned clock recovered from the high speed side. The device is also capable of performing clock tolerance compensation (CTC) in 10GBASE-KR and 1GBASE-KX modes, allowing for asynchronous clocking.

The TLK10031 provides low speed side and high speed side loopback modes for self-test and system diagnostic purposes.

The TLK10031 has built-in pattern generators and verifiers to help in system tests. The device supports generation and verification of various PRBS, High-/Low-/Mixed-Frequency, CRPAT long/short, CJPAT, and KR pseudo-random test patterns and square wave generation. The types of patterns supported on the low speed and high speed side are dependent on the operational mode chosen.

The TLK10031 has an integrated loss of signal (LOS) detection function on both high speed and low speed sides. LOS is asserted in conditions where the input differential voltage swing is less than the LOS assert threshold.

The low speed side of the TLK10031 is ideal for interfacing with an FPGA, ASIC, MAC, or network processor capable of handling lower-rate serial data streams. The high speed side is ideal for interfacing with remote systems through optical fibers, electrical cables, or backplane interfaces. The device supports operation with SFP and SFP+ optical modules, as well as 10GBASE-KR compatible backplane systems.

## <span id="page-3-0"></span>**4 Terminal Configuration and Functions**

A 13-mm x 13-mm, 144-pin PBGA package with a ball pitch of 1 mm is used.

<span id="page-3-2"></span>

TLK10031 Pinout

## <span id="page-3-1"></span>**4.1 Pin Attributes**

#### **Table 4-1. Pin Description - Signal Pins**





#### **Table 4-1. Pin Description - Signal Pins (continued)**











<span id="page-6-0"></span>

## <span id="page-7-0"></span>**5 Specifications**

#### **5.1 Absolute Maximum Ratings**

<span id="page-7-1"></span>over operating free-air temperature range (unless otherwise noted) (1)(2)



(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground (VSS).

#### **5.2 ESD Ratings**

<span id="page-7-2"></span>

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

<span id="page-7-4"></span><span id="page-7-3"></span>

#### **5.4 Thermal Information**

<span id="page-8-0"></span>

(1) Custom Typical Application Board Characteristics:

• 10x15 inches

• 12 layer

• 8 power/ground layers – 95% copper (1oz)

• 4 signal layers – 20% copper (1oz)

 $\Psi_{\mathsf{JB}} = (\mathsf{T}_\mathsf{J} - \mathsf{T}_\mathsf{B}) / (\mathsf{Total\}$  Device Power Dissipation)

 $T_J$  = Device Junction Temperature

 $T_B$  = Temperature of PCB 1 mm from device edge.

 $\Psi_{\mathsf{JT}} = (\mathsf{T}_\mathsf{J} - \mathsf{T}_\mathsf{C})/(\mathsf{Total}$  Device Power Dissipation)

 $T_J$  = Device Junction Temperature

 ${\sf T}_{\sf C}$  = Hottest temperature on the case of the package.

#### **5.5 Electrical Characteristics: High Speed Side Serial Transmitter**

<span id="page-9-0"></span>

(1) Differential input return loss, SDD22 = 9 – 12 log<sub>10</sub>(f / 2500MHz)) dB<br>(2) Common-mode output return loss, SDD22 = 6 – 12 log10(f / 2500MHz)) dB

## **5.6 Electrical Characteristics: High Speed Side Serial Receiver**

<span id="page-10-0"></span>

(1) Differential input return loss, SDD11 =  $9 - 12 \log_{10}(f / 2.5GHz)$ ) dB



## **5.7 Electrical Characteristics: Low Speed Side Serial Transmitter**

<span id="page-11-0"></span>



#### **5.8 Electrical Characteristics: Low Speed Side Serial Receiver**

<span id="page-12-0"></span>

## **5.9 Electrical Characteristics: LVCMOS (VDDO):**

<span id="page-12-1"></span>

#### **5.10 Electrical Characteristics: Clocks**

<span id="page-12-2"></span>

## **5.11 Timing Requirements**

<span id="page-13-0"></span>over recommended operating conditions (unless otherwise noted)





## **5.12 Typical Characteristics**

<span id="page-14-0"></span>

## <span id="page-15-0"></span>**6 Parametric Measurement Information**







h<sub>-1</sub> = TWPRE (0%  $\ge$  -17 .5% for typical application) setting

- h<sub>1</sub> = TWPOST1 (0%  $\geq$  -37.5% for typical application) setting
- $h_0 = 1 |h_1| |h_4|$

 $V_{0,0}$  = Output Amplitude with TWPRE = 0%, TWPOST = 0%.

 $V_{ss}$  = Steady State Output Voltage =  $V_{00}$  \* | h<sub>1</sub> + h<sub>0</sub> + h<sub>-1</sub>|

 $V_{pre}$  = PreCursor Output Voltage =  $V_{0/0}$  \* | -h<sub>1</sub> – h<sub>0</sub> + h<sub>-1</sub>|

<span id="page-15-2"></span><span id="page-15-1"></span> $V_{\text{pst}}$  = PostCursor Output Voltage =  $V_{0/0}$  \* | - h<sub>1</sub> + h<sub>0</sub> + h<sub>-1</sub>|

#### **Figure 6-2. Pre/Post Cursor Swing Definitions**



**Figure 6-3. MDIO Read/Write Timing**



<span id="page-16-0"></span>

**Figure 6-4. JTAG Timing**

## <span id="page-17-0"></span>**7 Detailed Description**

## <span id="page-17-1"></span>**7.1 Overview**

Various interfaces of the TLK10031 device are shown in [Figure 7-1](#page-17-3). A simplified block diagram of both the transmit and receive data path is shown in [Figure 7-2](#page-18-0). This low-power transceiver consists of two serializer/deserializer (SERDES) blocks, one on the low speed side and the other on the high speed side. The core logic block that lies between the two SERDES blocks carries out all the logic functions including channel synchronization, lane alignment, 8B/10B and 64B/66B encoding/decoding, as well as test pattern generation and verification.

The TLK10031 provides a management data input/output (MDIO Clause 22/45) interface as well as a JTAG interface for device configuration, control, and monitoring. Detailed description of the TLK10031 pin functions is provided in [Section 4](#page-3-0).

## <span id="page-17-2"></span>**7.2 Functional Block Diagrams**



<span id="page-17-3"></span>





<span id="page-18-0"></span>**Figure 7-2. A Simplified Block Diagram of the TLK10031 Data Paths**

#### **7.3 Feature Description**

#### <span id="page-19-0"></span>*7.3.1 10GBASE-KR Transmit Data Path Overview*

In 10GBASE-KR Mode, the TLK10031 takes in XAUI data on the four low speed input lanes. The serial data in each lane is deserialized into 10-bit parallel data, then byte aligned (channel synchronized) based on comma detection. The four XAUI lanes are then aligned with one another, and the aligned data is input to four 8B/10B decoders. The decoded data is then input to the transmit clock tolerance compensation (CTC) block which compensates for any frequency offsets between the incoming XAUI data and the local reference clock. The CTC block then delivers the data to a 64B/66B encoder and a scrambler. The resulting scrambled 10GBASE-KR data is then input to a transmit gearbox which in turn delivers it to the high speed side SERDES for serialization and output through the HSTXAP/N\*P/N pins.

#### *7.3.2 10GBASE-KR Receive Data Path Overview*

In the receive direction, the TLK10031 takes in 64B/66B-encoded serial 10GBASE-KR data on the HSTXAP/N\*P/N pins. This data is deserialized by a high speed SERDES, then input to a receive gearbox. After the gearbox, the data is aligned to 66-bit frames, descrambled, 64B/66B decoded, and then input to the receive CTC block. After CTC, the data is encoded by four 8B/10B encoders, and the resulting four 10-bit parallel words are serialized by the low speed SERDES blocks. The four serial XAUI output lanes are transmitted out the OUTAP/N\*P/N pins.

#### *7.3.3 Channel Synchronization Block*

When parallel data is clocked into a parallel-to-serial converter, the byte boundary that was associated with the parallel data is lost in the serialization of the data. When the serial data is received and converted to parallel format again, a method is needed to be able to recognize the byte boundary again. Generally, this is accomplished through the use of a synchronization pattern. This is a unique pattern of 1's and 0's that either cannot occur as part of valid data or is a pattern that repeats at defined intervals. 8B/10B encoding contains a character called the comma (b'0011111' or b'1100000') which is used by the comma detect circuit to align the received serial data back to its original byte boundary. The TLK10031 channel synchronization block detects the comma pattern found in the K28.5 character, generating a synchronization signal aligning the data to their 10-bit boundaries for decoding. It is important to note that the comma can be either a (b'0011111') or the inverse (b'1100000') depending on the running disparity. The TLK10031 decoder will detect both patterns.

The TLK10031 performs channel synchronization per lane as shown in the flowchart of [Figure 7-3.](#page-20-0)





<span id="page-20-0"></span>**Figure 7-3. Channel Synchronization Flowchart**

### *7.3.4 8B/10B Encoder*

Embedded-clock serial interfaces require a method of encoding to ensure sufficient transition density for the receiving CDR to acquire and maintain lock. The encoding scheme also maintains the signal DC balance by keeping the number of ones and zeros balanced which allows for AC coupled data transmission. The TLK10031 uses the 8B/10B encoding algorithm that is used by the 10 Gbps and 1 Gbps Ethernet and Fibre Channel standards. This provides good transition density for clock recovery and improves error checking.

The 8B/10B encoder converts each 8-bit wide data to a 10-bit wide encoded data character to improve its transition density. This transmission code includes /D/ characters, used for transmitting data, and /K/ characters, used for transmitting protocol information. Each /K/ or /D/ character code word can also have both a positive and a negative disparity version. The disparity of a code word is selected by the encoder to balance the running disparity of the serialized data stream.

#### *7.3.5 8B/10B Decoder*

Once the Channel Synchronization block has identified the byte boundaries from the received serial data stream, the 8B/10B decoder converts 10-bit 8B/10B-encoded characters into their respective 8-bit formats. When a code word error or running disparity error is detected in the decoded data, the error is reported in the status register (1E.000F) and the LOS pin is asserted (depending on the LOS overlay selection).

#### *7.3.6 64B/66B Encoder/Scrambler*

To facilitate the transmission of data received from the media access control (MAC) layer, the TLK10031 encodes data received from the MAC using the 64B/66B encoding algorithm defined in the IEEE802.3- 2008 standard. The TLK10031 takes two consecutive transfers from the XAUI interface and encodes them into a 66-bit code word. The information from the two XAUI transfers includes 64 bits of data and 8 bits of control information after 8B/10B decoding.

If the 64B/66B encoder detects an invalid packet format from the XAUI interface, it replaces erroneous information with appropriately-encoded error information. The resulting 66-bit code word is then sent on to the transmit gearbox.

The encoding process implemented in the TLK10031 includes two steps:

- 1. an encoding step, which converts the 72 bits of data (8 data bytes plus 8 control-code indicators) received from the transmit CTC FIFO into a 66-bit code word
- 2. a scrambling step, which scrambles 64 bits of encoded data using the scrambler polynomial  $x^{58}+x^{39}+1$ . The 66 bits created by the encoder consists of 64 bits of data and a 2-bit synchronization field consisting of either 01 or 10. Only the 64 bits of data are scrambled, leaving the two synchronization bits unmodified. The two synchronization bits allow the receive gearbox to obtain frame alignment and, in addition, ensure an edge transition of at least once in 66 bits of data. The encoding process allows a limited amount of control information to be sent in-line with the data.

#### *7.3.7 Forward Error Correction*

Optionally enabled, Forward Error Correction (FEC) follows the IEEE 802.3-2008 standard, and is able to correct a burst errors up to 11 bits. In the TX data path, the FEC logic resides between the scrambler and gearbox. In the RX datapath, FEC resides between the gearbox and descrambler. Frame alignment is handled inside the RX FEC block during FEC operation, and the RX gearbox sync header alignment is bypassed. Because latency is increased in both the TX and RX data paths with FEC enabled, it is disabled by default and must be enabled through MDIO programming. Note that FEC by nature will add latency due to frame storage.



#### *7.3.8 64B/66B Decoder/Descrambler*

The data received from the serial 10GBASE-KR is 64B/66B-encoded data. The TLK10031 decodes the data received using the 64B/66B decoding algorithm defined in the IEEE 802.3-2008 standard. The TLK10031 creates consecutive 72-bit data words from the encoded 66-bit code words for transfer over the XAUI interface to the MAC. The information for the two XAUI transfers includes 64 bits of data and 8 bits of control information before 8B/10B encoding.

Not all 64B/66B block payloads are valid. Invalid block payloads are handled by the 64B/66B decoder block and appropriate error handling is provided, as defined in the IEEE 802.3-2008 standard. The decoding algorithm includes two steps: a descrambling step which descrambles 64 bits of the 66-bit code word with the scrambling polynomial  $x^{58}+x^{39}+1$ , and a decoding step which converts the 66 bits of data received into 64 bits of data and 8 bits of control information. These words are sent to the receive CTC FIFO.

#### *7.3.9 Transmit Gearbox*

The function of the transmit gearbox is to convert the 66-bit encoded, scrambled data stream into a 16-bitwide data stream to be sent out to the serializer and ultimately to the physical medium attachment (PMA) device. The gearbox is needed because while the effective bit rate of the 66-bit data stream is equal to the effective bit rate of the 16-bit data, the clock rates of the two buses are of different frequencies.

#### *7.3.10 Receive Gearbox*

While the transmit gearbox only performs the task of converting 66-bit data to be transported on to the 16 bit serializer, the receive gearbox has more to do than just the reverse of this function. The receive gearbox must also determine where within the incoming data stream the boundaries of the 66-bit code words are.

The receive gearbox has the responsibility of initially synchronizing the header field of the code words and continuously monitoring the ongoing synchronization. After obtaining synchronization to the incoming data stream, the gearbox assembles 66-bit code words and presents these to the 64B/66B decoder.

Note that in FEC mode, the Receive Gearbox blindly converts 16-bit data to 66-bit data and depends on the RX FEC logic to frame align the data.

#### *7.3.11 XAUI Lane Alignment / Code Gen (XAUI PCS)*

The XAUI interface standard is defined to allow for 21 UI of skew between lanes. This block is implemented to handle up to 30 UI (XAUI UI) of skew between lanes using /A/ characters. The state machine follows the standard 802.3-2008 defined state machine.

#### *7.3.12 Inter-Packet Gap (IPG) Characters*

The XAUI interface transports information that consists of packets and inter-packet gap (IPG) characters. The IEEE 802.3-2008 standard defines that the IPG, when transferred over the XAUI interface, consists of alignment characters (/A/), control characters (/K/) and replacement characters (/R/).

TLK10031 converts all AKR characters to IDLE characters, performs insertions or deletions on the IDLE characters, and transmits only encoded IDLE characters out to the 10GBASE-KR interface. The receive channel expects encoded IDLE characters to enter the 10GBASE-KR interface, and performs insertions and deletions on IDLE characters and then converts IDLE characters back to AKR characters. Any AKR characters received on the high speed interface are by default converted to IDLE characters for reconversion to AKR columns.

Both the transmit and receive FIFOs rely upon a valid IDLE stream to perform clock tolerance compensation (CTC).

Copyright © 2015–2017, Texas Instruments Incorporated *Detailed Description*

## *7.3.13 Clock Tolerance Compensation (CTC)*

The XAUI interface is defined to allow for separate clock domains on each side of the link. Though the reference clocks for two devices on a XAUI link have the same specified frequencies, there can be slight differences that, if not compensated for, will lead to over or under run of the FIFO's on the receive/transmit data path. The TLK10031 provides compensation for these differences in clock frequencies via the insertion or the removal of idle (/I/) characters on all lanes, as shown in [Figure 7-4](#page-23-0) and [Figure 7-5.](#page-23-1)

<span id="page-23-0"></span>

#### **Figure 7-5. Clock Tolerance Compensation: Drop**

<span id="page-23-1"></span>The TLK10031 allows for provisioning of both the CTC FIFO depth and the low/high watermark thresholds that trigger idle insertion/deletion beyond the standard requirements. This allows for optimization between maximum clock tolerance and packet length. For more information on the TLK10031 CTC provisioning, see *[Section 7.4.20](#page-46-0)*.



#### *7.3.14 10GBASE-KR Auto-Negotiation*

When TLK10031 is selected to operate in 10GKR/1G-KX mode (MODE SEL pin held low), Clause 73 Auto-Negotiation will commence after power up or hardware or software reset. The data path chosen from the result of Auto-Negotiation will be the highest speed of 10G-KR or 1G-KX as advertised in the MDIO ability fields (set to 10G-KR by default). If 10G-KR is chosen, link training will commence immediately following the completion of Auto-Negotiation. Legacy devices that operate in 1G-KX mode and do not support Clause 73 Auto Negotiation will be recognized through the Clause 73 parallel detection mechanism.

#### *7.3.15 10GBASE-KR Link Training*

Link training for 10G-KR mode is performed after auto-negotiation, and follows the procedure described in IEEE 802.3-2008. The high speed TX SERDES side will update pre-emphasis tap coefficients as requested through the Coefficient update field. Received training patterns are monitored for bit errors (MDIO configurable), and requests are made to update partner channel TX coefficients until optimal settings are achieved.

The RX link training algorithm consists of sending a series of requests to move the link partner's transmitter tap coefficients to the center point of an error free region. Once link training has completed, the 10G-KR data path is enabled. If link is lost, the entire process repeats with auto-negotiation, link training, and 10G-KR mode.

TLK10031 also offers a manual mode whereby coefficient update requests are handled through external software management.

#### *7.3.16 10GBASE-KR Line Rate, PLL Settings, and Reference Clock Selection*

The TLK10031 includes internal low-jitter high quality oscillators that are used as frequency multipliers for the low speed and high speed SERDES and other internal circuits of the device. Specific MDIO registers are available for SERDES rate and PLL multiplier selection to match line rates and reference clock (REFCLK0/1) frequencies for various applications.

The external differential reference clock has a large operating frequency range allowing support for many different applications. A low-jitter reference clock should be used, and its frequency accuracy should be within  $\pm 200$  PPM of the incoming serial data rate ( $\pm 100$  PPM of nominal data rate).

When the TLK10031 device is set to operate in the 10GBASE-KR mode with a low speed side line rate of 3.125 Gbps and a high speed side line rate of 10.3125 Gbps, the reference clock choices are as shown in [Table 7-1](#page-24-0). In general, using a higher reference clock frequency results in improved jitter performance.

<span id="page-24-0"></span>

LOW SPEED SIDE					<b>HIGH SPEED SIDE</b>				
<b>Line Rate</b> (Mbps)	<b>SERDES PLL</b> <b>Multiplier</b>	Rate	<b>REFCLKP/N</b> (MHz)		<b>Line Rate</b> (Mbps)	<b>SERDES PLL</b> <b>Multiplier</b>	Rate	<b>REFCLKP/N</b> (MHz)	
3125	10	Full	156.25		10312.5	16.5	Full	156.25	
3125	5	Full	312.5		10312.5	8.25	Full	312.5	

**Table 7-1. Specific Line Rate and Reference Clock Selection for the 10GBASE-KR Mode:**

#### *7.3.17 10GBASE-KR Test Pattern Support*

The TLK10031 has the capability to generate and verify various test patterns for self-test and system diagnostic measurements. The following test patterns are supported:

- High Speed (HS) Side: PRBS  $2^7 1$ , PRBS  $2^{23} 1$ , PRBS  $2^{31} 1$ , Square Wave with Provisionable Length, and KR Pseudo-Random Pattern
- Low Speed (LS) Side: PRBS  $2^7 1$ , PRBS  $2^{23} 1$ , PRBS  $2^{31} 1$ , High Frequency, Low Frequency, Mixed Frequency, CRPAT, CJPAT.

The TLK10031 provides two pins: PRBSEN and PRBS\_PASS, for additional control and monitoring of PRBS pattern generation and verification. When PRBSEN is asserted high, the internal PRBS generator and verifier circuits are enabled on both transmit and receive data paths on high speed and low speed sides. PRBS 2<sup>7</sup>-1 is selected by default, and can be changed through MDIO.

When PRBS test is enabled (PRBSEN=1):

- PRBS\_PASS = 1 indicates that PRBS pattern reception is error free.
- PRBS  $PASS = 0$  indicates that a PRBS error is detected. The side (high speed or low speed), and the lane (for low speed side) that this signal refers to is chosen through MDIO.

#### *7.3.18 10GBASE-KR Latency*

The latency through the TLK10031 in 10GBASE-KR mode is as shown in [Figure 7-6.](#page-25-1) Note that the latency ranges shown indicate static rather than dynamic latency variance, i.e., the range of possible latencies when the serial link is initially established. During normal operation, the latency through the device is fixed.



TX, FEC bypassed, CTC depth 12: 1269-1569 UI (123ns - 152ns) NOTE: TX Latency numbers represent no external skew between lanes. External lane skew will increase overall latency

RX, FEC bypassed, CTC depth 12: 838-1203 UI (81ns - 117ns)

#### **Figure 7-6. 10GBASE-KR Mode Latency Per Block**

#### <span id="page-25-1"></span><span id="page-25-0"></span>**7.4 Device Functional Modes**

The TLK10031 is a versatile high-speed transceiver device that is designed to perform various physical layer functions in three operating modes: 10GBASE-KR Mode, 1G-KX Mode, and General Purpose (10G) SERDES Mode. The three modes are described in three separate sections. The device operating mode is determined by the MODE\_SEL and ST pin settings, as well as MDIO register 1E.0001 bit 10.

**EXAS STRUMENTS** 

#### *7.4.1 10GBASE-KR Mode*

A simplified block diagram of the transmit and receive data paths in 10GBASE-KR mode is shown in [Figure 7-7](#page-26-1). This section gives a high-level overview of how data moves through these paths, then gives a more detailed description of each block's functionality.



**Figure 7-7. A Simplified KR Data Path Block Diagram**

<span id="page-26-1"></span><span id="page-26-0"></span>



## *7.4.2 1GBASE-KX Mode*



A simplified block diagram of the 1GBASE-KX data path is shown in [Figure 7-8](#page-27-0).

**Figure 7-8. A Simplified Block Diagram of the 1GKX Data Path**

#### <span id="page-27-0"></span>**7.4.2.1 Channel Sync Block**

This block is used to align the deserialized signals to the proper 10-bit word boundaries. The Channel Sync block generates a synchronization flag indicating incoming data is synchronized to the correct word boundary. This module implements the synchronization state machine found in Figure 36-9 of the IEEE 802.3-2008 Standard. A synchronization status signal, latched low, is available to indicate synchronization errors.

#### **7.4.2.2 8b/10b Encoder and Decoder Blocks**

As in the 10GBASE-KR operating mode, these blocks are used to convert between 10-bit (encoded) data and 8-bit data words. They can be optionally bypassed. A code invalid signal, latched low, is available to indicate 8b/10b encode and decode errors.

#### **7.4.2.3 TX CTC**

The transmit clock tolerance compensation (CTC) block acts as a FIFO with add and delete capabilities, adding and deleting 2 cycles each time to support ±200ppm during IFG (no errors) between the read and write clocks. This block implements a 12 deep asynchronous FIFO with a usable space 8 deep. It has two separate pointer tracking systems. One determines when to delete or insert and another determines when to reset. Inserts and deletes are only allowed during non-errored inter-frame gaps and occurs 2 cycles at a time. It has an auto reset feature once collision occurs. If a collision occurs, the indication is latched high until read by MDIO.

#### **7.4.2.4 1GBASE-KX Line Rate, PLL Settings, and Reference Clock Selection**

When the TLK10031 is configured to operate in the 1GBASE-KX mode, the available line rates, reference clock frequencies, and corresponding PLL multipliers are summarized in [Table 7-3](#page-28-1).

<span id="page-28-1"></span>

#### **Table 7-3. Specific Line Rate and Reference Clock Selection for the 1GBASE-KX Mode**

(1) High Speed Side SERDES runs at 2x effective data rate.

(2) Manual mode only, as auto negotiation does not support 125Mhz REFCLK or line rate of 3125Mbps. To disable automatic setting of PLL and rate modes, write 1'b1 to bit 13 of register 0x1E.001D.

#### **7.4.2.5 1GBASE-KX Mode Latency**

The latency through the TLK10031 in 1G-KX mode is as shown in [Figure 7-9.](#page-28-0) Note that the latency ranges shown indicate static rather than dynamic latency variance, i.e., the range of possible latencies when the serial link is initially established. During normal operation, the latency through the device is fixed.



<span id="page-28-0"></span>**Figure 7-9. 1G-KX Mode Latency**



#### *7.4.2.5.1 Test Pattern Generator*

In 1G-KX mode, this block can be used to generate test patterns allowing the 1G-KX channel to be tested for compliance while in a system environment or for diagnostic purposes. Test patterns generated are high/low/mixed frequency and CRPAT long or short.

#### *7.4.2.5.2 Test Pattern Verifier*

The 1G-KX test pattern verifier performs the verification and error reporting for the CRPAT Long and Short test patterns specified in Annex 36A of the IEEE 802.3-2008 standard. Errors are reported to MDIO registers.

#### *7.4.3 General Purpose (10G) Serdes Mode Functional Description*

A block diagram showing the transmit and receive data paths of the TLK10031 operating in General Purpose (10G) SerDes mode is shown in [Figure 7-10](#page-29-0).





#### <span id="page-29-0"></span>**7.4.3.1 General Purpose SERDES Transmit Data Path**

The TLK10031 General Purpose SERDES low speed to high speed (transmit) data path with the device configured to operate in the normal transceiver (mission) mode is shown in the upper half of [Figure 7-10.](#page-29-0) In this mode, 8B/10B encoded serial data (INA\*P/N) in 2 or 4 lanes is received by the low speed side SERDES and deserialized into 10-bit parallel data for each lane. The data in each individual lane is then byte aligned (channel synchronized) and then 8B/10B decoded into 8-bit parallel data for each lane. The lane data is then lane aligned by the Lane Alignment Slave. 32 bits of lane aligned parallel data is input to a transmit FIFO which delivers it to an 8B/10B encoder, 16 data bits at a time. The resulting 20-bit 8B/10B encoded parallel data is sent to the high speed side SERDES for serialization and output through the HSTXAP\*P/N pins.



#### *7.4.4 General Purpose SERDES Receive Data Path*

With the device configured to operate in the normal transceiver (mission) mode, the high speed to low speed (receive) data path is shown in the lower half of [Figure 7-10](#page-29-0). 8B/10B encoded serial data (HSRXAP\*P/N) is received by the high speed side SERDES and deserialized into 20-bit parallel data. The data is then byte aligned, 8B/10B decoded into 16-bit parallel data, and then delivered to a receive FIFO. The receive FIFO in turn delivers 32-bit parallel data to the Lane Alignment Master which splits the data into the same number of lanes as configured on the transmit data path. The lane data is then 8B/10B encoded and the resulting 10-bit parallel data for each lane is input to the low speed side SERDES for serialization and output through the OUTAP\*P/N pins.

#### *7.4.5 Channel Synchronization*

As in the 10GBASE-KR mode, the channel synchronization block is used in the 10G General Purpose SERDES mode to align received serial data to a defined byte boundary. The channel synchronization block detects the comma pattern found in the K28.5 character, and follows the synchronization flowchart shown in [Figure 7-3](#page-20-0).

#### *7.4.6 8B/10B Encoder and Decoder*

As in the 10GBASE-KR and 1GBASE-KX modes, the 8B/10B encoder and decoder blocks are used to convert between 10-bit (encoded) and 8-bit (unencoded) data words.

#### *7.4.7 Lane Alignment Scheme for 8b/10b General Purpose Serdes Mode*

Lower rate multi-lane serial signals must be byte aligned and lane aligned such that high speed multiplexing (proper reconstruction of higher rate signal) is possible. For that reason, the TLK10031 implements a special lane alignment scheme on the low speed (LS) side for 8b/10b data that does not contain XAUI alignment characters.

During lane alignment, a proprietary pattern (or a custom comma compliant data stream) is sent by the LS transmitter to the LS receiver on each active lane. This pattern allows the LS receiver to both delineate byte boundaries within a lower speed lane and align bytes across the lanes (2 or 4) such that the original higher rate data ordering is restored.

Lane alignment completes successfully when the LS receiver asserts a "Link Status OK" signal monitored by the LS transmitter on the link partner device such as an FPGA. The TLK10031 sends out the "Link Status OK" signals through the LS\_OK\_OUT\_A output pins, and monitors the "Link Status OK" signals from the link partner device through the LS\_OK\_IN\_A input pins. If the link partner device does not need the TLK10031 Lane Alignment Master (LAM) to send proprietary lane alignment pattern, LS\_OK\_IN\_A can be tied high on the application board or set through MDIO register bits.

The lane alignment scheme is activated under any of the following conditions:

- Device/System power up (after configuration/provisioning)
- Loss of channel synchronization assertion on any enabled LS lane
- Loss of signal assertion on any enabled LS lane
- LS SERDES PLL Lock indication deassertion
- After device configuration change
- After software determined LS 8B/10B decoder error rate threshold exceeded
- After device reset is deasserted
- Any time the LS receiver deasserts "Link Status OK".
- Presence of reoccurring higher level / protocol framing errors

All the above conditions are selectable through MDIO register provisioning.

The block diagram of the lane alignment scheme is shown in [Figure 7-11](#page-31-0).





**Figure 7-11. Block Diagram of the Lane Alignment Scheme**

## <span id="page-31-0"></span>*7.4.8 Lane Alignment Components*

- Lane Alignment Master (LAM)
	- Responsible for generating proprietary LS lane alignment initialization pattern
	- Resides in the TLK10031 receive path
		- Responsible for bringing up LS receive link for the data sent from the TLK10031 to a link partner device
		- Monitors the LS\_OK\_IN\_A pins for "Link Status OK" signals sent from the Lane Alignment Slave (LAS) of the link partner device
	- Resides in the link partner device
		- Responsible for bringing up LS transmit link for the data sent from the link partner device to the TLK10031
		- Monitors the "Link Status OK" signals sent from the LS\_OK\_OUT\_A pins of the Lane Alignment Slave (LAS) of the TLK10031
- Lane Alignment Slave (LAS)
	- Responsible for monitoring the LS lane alignment initialization pattern
	- Performs channel synchronization per lane (2 or 4 lanes) through byte rotation
	- Performs lane alignment and realignment of bytes across lanes
	- Resides in the TLK10031 transmit path
		- Generates the "Link Status OK" signal for the LAM on the link partner device
	- Resides in the link partner device
		- Generates the "Link Status OK" signal for the LAM on the TLK10031 device.

Reference code from Texas Instruments is available for the LAM and LAS modules for easy integration into FPGAs.



#### *7.4.9 Lane Alignment Operation*

During lane alignment, the LAM sends a repeating pattern of 49 characters (control + data) simultaneously across all enabled LS lanes. These simultaneous streams are then encoded by 8B/10B encoders in parallel. The proprietary lane alignment pattern consists of the following characters:

/K28.5/ (CTL=1, Data=0xBC)

Repeat the following sequence of 12 characters four times:

/D30.5/ (CTL=0, Data=0xBE) /D23.6/ (CTL=0, Data=0xD7) /D3.1/ (CTL=0, Data=0x23) /D7.2/ (CTL=0, Data=0x47) /D11.3/ (CTL=0, Data=0x6B) /D15.4/ (CTL=0, Data=0x8F) /D19.5/ (CTL=0, Data=0xB3) /D20.0/ (CTL=0, Data=0x14) /D30.2/ (CTL=0, Data=0x5E) /D27.7/ (CTL=0, Data=0xFB) /D21.1/ (CTL=0, Data=0x35) /D25.2/ (CTL=0, Data=0x59)

The above 49-character sequence is repeated until LS OK IN A is asserted. Once LS OK IN A is asserted, the LAM resumes transmitting traffic received from the high speed side SERDES immediately.

The TLK10031 performs lane alignment across the lanes similar in fashion to the IEEE 802.3-2008 (XAUI) specification. XAUI only operates across 4 lanes while LAS operates with 2 or 4 lanes. The lane alignment state machine is shown in [Figure 7-12.](#page-33-0) The TLK10031 uses the comma (K28.5) character for lane to lane alignment by default, but can be provisioned to use XAUI's /A/ character as well.

Lane alignment checking is not performed by the LAS after lane alignment is achieved. After LAM detects that the LS OK IN A signal is asserted, normal system traffic is carried instead of the proprietary lane alignment pattern.

Channel synchronization is performed during lane alignment and normal system operation.







<span id="page-33-0"></span>**Figure 7-12. Lane Alignment State Machine**

**EXAS** 

**STRUMENTS** 

When the TLK10031 is set to operate in the General Purpose SERDES mode, the following tables show a summary of line rates and reference clock frequencies used for CPRI/OBSAI for 1:1, 2:1 and 4:1 operation modes.

<span id="page-34-0"></span>

		<b>LOW SPEED SIDE</b>		<b>HIGH SPEED SIDE</b>				
<b>Line Rate</b> (Mbps)	<b>SERDES PLL</b> <b>Multiplier</b>	Rate	<b>REFCLKP/N</b> (MHz)	<b>Line Rate</b> (Mbps)	<b>SERDES</b> <b>PLL</b> <b>Multiplier</b>	Rate	<b>REFCLKP/N</b> (MHz)	
4915.2	20	Full	122.88	4915.2	20	Half	122.88	
3840	12.5	Full	153.6	3840	12.5	Half	153.6	
3125	10	Full	156.25	3125	10	Half	156.25	
3125	5	Full	312.5	3125	5	Half	312.5	
3072	10	Full	153.6	3072	10	Half	153.6	
2457.6	8/10	Full	153.6/122.88	2457.6	16/20	Quarter	153.6/122.88	
1920	12.5	Half	153.6	1920	12.5	Quarter	153.6	
1536	10	Half	153.6	1536	10	Quarter	153.6	
1228.8	8/10	Half	153.6/122.88	1228.8	16/20	Eighth	153.6/122.88	

**Table 7-4. Specific Line Rate Selection for the 1:1 General Purpose Operation Mode**

## <span id="page-34-1"></span>**Table 7-5. Specific Line Rate and Reference Clock Selection for the 2:1 General Purpose Operation Mode**



## <span id="page-34-2"></span>**Table 7-6. Specific Line Rate and Reference Clock Selection for the 4:1 General Purpose Operation Mode**



[Table 7-4,](#page-34-0) [Table 7-5,](#page-34-1) and [Table 7-6](#page-34-2) indicate two possible reference clock frequencies for CPRI/OBSAI applications: 153.6MHz and 122.88MHz, which can be used based on the application preference. The SERDES PLL Multiplier (MPY) has been given for each reference clock frequency respectively. The low speed side and the high speed side SERDES use the same reference clock frequency.

For other line rates not shown in [Table 7-4](#page-34-0), [Table 7-5,](#page-34-1) or [Table 7-6](#page-34-2), valid reference clock frequencies can be selected with the help of the information provided in [Table 7-7](#page-35-0) and [Table 7-8](#page-35-1) for the low speed and high speed side SERDES. The reference clock frequency has to be the same for the two SERDES and must be within the specified valid ranges for different PLL multipliers.

#### <span id="page-35-0"></span>**Table 7-7. Line Rate and Reference Clock Frequency Ranges for the Low Speed Side SERDES (General Purpose Mode)**



#### <span id="page-35-1"></span>**Table 7-8. Line Rate and Reference Clock Frequency Ranges for the High Speed Side SERDES (General Purpose Mode)**



RateScale: Full Rate = 0.25, Half Rate = 0.5, Quarter Rate = 1, Eighth Rate = 2

For example, in the 2:1 operation mode, if the low speed side line rate is 1.987Gbps, the high-speed side line rate will be 3.974Gbps. The following steps can be taken to make a reference clock frequency selection:

- 1. Determine the appropriate SERDES rate modes that support the required line rates. [Table 7-7](#page-35-0) shows that the 1.987Gbps line rate on the low speed side is only supported in the half rate mode (RateScale  $= 1$ ). [Table 7-8](#page-35-1) shows that the 3.974Gbps line rate on the high speed side is only supported in the half rate mode (RateScale = 1).
- 2. For each SERDES side, and for all available PLL multipliers (MPY), compute the corresponding reference clock frequencies using the formula:

Reference Clock Frequency = (LineRate x RateScale)/MPY

The computed reference clock frequencies are shown in [Table 7-9](#page-36-0) along with the valid minimum and maximum frequency values.
- 3. Mark all the common frequencies that appear on both SERDES sides. Note and discard all those that fall outside the allowed range. In this example, the common frequencies are highlighted in [Table 7-9.](#page-36-0) The highest and lowest computed reference clock frequencies must be discarded because they exceed the recommended range.
- 4. Select any of the remaining marked common reference clock frequencies. Higher reference clock frequencies are generally preferred. In this example, any of the following reference clock frequencies can be selected: 397.4MHz, 331.167MHz, 248.375MHz, 198.7MHz, 165.583MHz, 158.96MHz, and 132.467MHz

<span id="page-36-0"></span>

<b>LOW SPEED SIDE SERDES</b>				<b>HIGH SPEED SIDE SERDES</b>			
<b>SERDES PLL</b> <b>MULTIPLIER</b>	<b>REFERENCE CLOCK FREQUENCY (MHz)</b>			<b>SERDES PLL</b>	<b>REFERENCE CLOCK FREQUENCY (MHz)</b>		
	<b>COMPUTED</b>	<b>MIN</b>	<b>MAX</b>	<b>MULTIPLIER</b>	<b>COMPUTED</b>	<b>MIN</b>	<b>MAX</b>
4	496.750	250	425	4	496,750	375	425
5	397.400	200	425	5	397.400	300	425
6	331.167	166.667	416.667	6	331.167	250	416.667
8	248,375	125	312.5	8	248.375	187.5	312.5
10	198.700	122.88	250	10	198,700	150	250
12	165.583	122.88	208.333	12	165.583	125	208.333
12.5	158.960	122.88	200	12.5	158.960	153.6	200
15	132.467	122.88	166.667	15	132.467	122.88	166.667
20	99.350	122.88	125	20	99.350	122.88	125

**Table 7-9. Reference Clock Frequency Selection Example**

# *7.4.11 General Purpose SERDES Mode Test Pattern Support*

The TLK10031 has the capability to generate and verify various test patterns for self-test and system diagnostic measurements. Most of the same test pattern support is available for 10G General Purpose Mode as for 10G-KR. (See Register 1E.000B for details).

# *7.4.12 General Purpose SERDES Mode Latency*

The latency through the TLK10031 in General Purpose SERDES mode is as shown in [Figure 7-13](#page-37-0). Note that the latency ranges shown indicate static rather than dynamic latency variance, i.e., the range of possible latencies when the serial link is initially established. During normal operation, the latency through the device is fixed.





**Figure 7-13. General Purpose SERDES Mode Latency**

# <span id="page-37-0"></span>**7.4.12.1 Clocking Architecture (All Modes)**

A simplified clocking architecture for the TLK10031 is captured in [Figure 7-14.](#page-38-0) The device has an option of operating with a differential reference clock provided either on pins REFCLK0P/N or REFCLK1P/N. The choice is made either through MDIO or through REFCLK SEL pins. The low speed side SERDES, high speed side SERDES and the associated part of the digital core can operate from the same or different reference clock.



**Figure 7-14. Reference Clock Architecture**

<span id="page-38-0"></span>The TLK10031 has one output port - CLKOUTAP/N. This output port can be configured to output the byte clock from either the low speed or high speed serdes. The output clock can also be chosen to be synchronous with the transmit clock rate. Various divider values can be chosen using the MDIO interface. The maximum CLKOUT frequency is 500 MHz.

#### **7.4.12.2 Integrated Smart Switch**

The TLK10031 allows for adjustable routing of data within the device. Each output port may be configured to output data corresponding to any input port.

[Figure 7-15](#page-38-1) illustrates the different possible data path routings.



**Figure 7-15. Signal Routings for Integrated Smart Switch**

# <span id="page-38-1"></span>*7.4.13 Intelligent Switching Modes*

The TLK10031 supports various switching modes that allow for the user to choose when changes in data routing take effect. There are three options:

- 1. Wait for the end of the current packet, insert IDLEs, then switch to the new input source at the start of its next packet. This option allows the current packet to complete so that data is not lost.
- 2. Drop current packet and insert a programmable character (such as Local Fault), then switch to the new input source at the start of its next packet. This can provide a more immediate switch-over at the expense of the current packet's data.
- 3. Immediately switch lanes without packet monitoring.

For more information on selecting different intelligent switching modes, see MDIO register bits 0x1E.0017 through 0x1E.001B.



# *7.4.14 Serial Loopback Modes*

The TLK10031 supports internal loopback of the serial output signals for self-test and system diagnostic purposes. Loopback mode can be enabled independently for each SERDES via MDIO register bits. When loopback mode is enabled for a particular SERDES, the serial output data will be internally routed to the SERDES's serial input port. The output data will remain available for monitoring on the output pins.

# *7.4.15 Latency Measurement Function (General Purpose SerDes Mode)*

The TLK10031 includes a latency measurement function to support CPRI and OBSAI type applications. There are two start and two stop locations for the latency counter as shown in [Figure 7-16.](#page-39-0) The start and stop locations are selectable through MDIO register bits. The elapsed time from a comma detected at an assigned counter start location to a comma detected at an assigned counter stop location is measured and reported through the MDIO interface. The following three control characters (containing commas) are monitored:

- 1. K28.1 (control = 1, data =  $0x3C$ )
- 2. K28.5 (control = 1, data =  $0xBC$ )
- 3. K28.7 (control = 1, data =  $0xFC$ ).

The first comma found at the assigned counter start location will start up the latency counter. The first comma detected at the assigned counter stop location will stop the latency counter. The 20-bit latency counter result of this measurement is readable through the MDIO interface. The accuracy of the measurement is a function of the serial bit rate. The register will return a value of 0xFFFFF if the duration between transmit and receive comma detection exceeds the depth of the counter. Only one measurement value is stored internally until the 20-bit results counter is read. The counter will return zero in cases where a transmit comma was never detected (indicating the results counter never began counting). In addition, the stopwatch counter can be configured to be started or stopped manually based on the state of the PRTAD0 pin (see MDIO register map for details).



<span id="page-39-0"></span>**Figure 7-16. Location of TX and RX Comma Character Detection**

In high speed side SERDES full rate mode, the latency measurement function runs off of an internal clock which is equal to the frequency of the transmit serial bit rate divided by 8. In half rate mode, the latency measurement function runs off of an internal clock which is equal to the serial bit rate divided by 4. In quarter rate mode, the latency measurement function runs off of an internal clock which is equal to the serial bit rate divided by 2. In eighth rate mode, the latency measurement function runs off of a clock which is equal to the serial bit rate.

The latency measurement does not include the low speed side transmit SERDES contribution as well as part of the channel synchronization block. The latency introduced by those two is up to  $(18 + 10) \times N$  high speed side unit intervals (UIs), where  $N = 2$ , 4 is the multiplex factor. The latency measurement also doesn't account for the low speed side receive SERDES contribution which is estimated to be up to 20 x N high speed side UIs.

The latency measurement accuracy in all cases is equal to plus or minus one latency measurement clock period. The measurement clock can be divided down if a longer duration measurement is required, in which case the accuracy of the measurement is accordingly reduced. The high speed latency measurement clock is divided by either 1, 2, 4, or 8 via register settings. The high speed latency measurement clock may only be used when operating at one of the serial rates specified in the CPRI/OBSAI specifications. It is also possible to run the latency measurement function off of the recovered byte clock (giving a latency measurement clock frequency equal to the serial bit rate divided by 20).

<span id="page-40-0"></span>The accuracy for the standard based CPRI/OBSAI application rates is shown in [Table 7-10,](#page-40-0) and assumes the latency measurement clock is not divided down per user selection (division is required to measure a duration greater than 682 µs). For each division of 2 in the measurement clock, the accuracy is also reduced by a factor of two.



#### **Table 7-10. CPRI/OBSAI Latency Measurement Function Accuracy (Undivided Measurement Clock)**

## *7.4.16 Power Down Mode*

The TLK10031 can be put in power down either through device input pins or through MDIO control register 1E.0001.

• PDTRXA N: Active low, power down

#### **7.4.16.1 High Speed CML Output**

The high speed data output driver is implemented using Current Mode Logic (CML) with integrated pull up resistors. The transmit outputs must be AC coupled.



**Figure 7-17. Example of High Speed I/O AC Coupled Mode**

<span id="page-41-0"></span>Current Mode Logic (CML) drivers often require external components. The disadvantage of the external component is a limited edge rate due to package and line parasitic. The CML driver on TLK10031 has onchip 50  $\Omega$  termination resistors terminated to VDDT, providing optimum performance for increased speed requirements. The transmitter output driver is highly configurable allowing output amplitude and deemphasis to be tuned to the channel's individual requirements. Software programmability allows for very flexible output amplitude control. Only AC coupled output mode is supported.

When transmitting data across long lengths of PCB trace or cable, the high frequency content of the signal is attenuated due to dielectric losses and the skin effect of the media. This causes a "smearing" of the data eye when viewed on an oscilloscope. The net result is reduced timing margins for the receiver and clock recovery circuits. In order to provide equalization for the high frequency loss, 4-tap finite impulse response (FIR) transmit de-emphasis is implemented Output swing control is via MDIO.



#### **7.4.16.2 High Speed Receiver**

The high speed receiver is differential CML with internal termination resistors. The receiver requires AC coupling. The termination impedances of the receivers are configured as 100 Ω with the center tap weakly tied to 0.7×VDDT, and a capacitor is used to create an AC ground (see [Figure 7-17\)](#page-41-0).

TLK10031 serial receivers incorporate adaptive equalizers. This circuit compensates for channel insertion loss by amplifying the high frequency components of the signal, reducing inter-symbol interference. Equalization can be enabled or disabled per register settings. Both feed-forward equalization (FFE) and decision feedback equalization (DFE) are used to minimize the pre-cursor and post-cursor components (respectively) of intersymbol interference.

#### **7.4.16.3 Loss of Signal Output Generation (LOS)**

Loss of input signal detection is based on the voltage level of each serial input signal INA\*P/N, HSRXAP/N. When LOS indication is enabled and the channel's differential serial receive input level is < 75 mVpp, the channel's respective LOS indicator (LOSA) are asserted (high true). If the input signal is >150 mVpp, the LOS indicator will be deasserted (low false). Outside of these ranges, the LOS indicator is undefined. The LOS indicators can also directly be read through the MDIO interface.

The following additional critical status conditions can be combined with the loss of signal condition enabling additional real-time status signal visibility on the LOSA output:

- 1. Loss of Channel Synchronization Status Logically OR'd with LOS condition(s) when enabled. Loss of channel synchronization can be optionally logically OR'd (disabled by default) with the internally generated LOS condition.
- 2. Loss of PLL Lock Status on LS and HS sides Logically OR'd with LOS condition(s) when enabled. The internal PLL loss of lock status bit is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions.
- 3. Receive 8B/10B Decode Error (Invalid Code Word or Running Disparity Error) Logically OR'd with LOS condition(s) when enabled. The occurrence of an 8B/10B decode error (invalid code word or disparity error) is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions.
- 4. AGCLOCK (Active Gain Control Currently Locked) Inverted and Logically OR'd with LOS condition(s) when enabled. HS RX SERDES adaptive gain control unlocked indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions.
- 5. AZDONE (Auto Zero Calibration Done) Inverted and Logically OR'd with LOS conditions(s) when enabled. HS RX SERDES auto-zero not done indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions.

Refer to [Figure 7-18,](#page-43-0) which shows the detailed implementation of the LOSA signal along with the associated MDIO control registers for the General Purpose SERDES mode. More details about LOS settings including configurations related to the 10GBASE-KR mode can be found in the Programmers Reference section.





<span id="page-43-0"></span>



### *7.4.17 MDIO Management Interface*

The TLK10031 supports the Management Data Input/Output (MDIO) Interface as defined in Clauses 22 and 45 of the IEEE 802.3-2008 Ethernet specification. The MDIO allows register-based management and control of the serial links.

The MDIO Management Interface consists of a bi-directional data path (MDIO) and a clock reference (MDC). The device identification and port address are determined by control pins (see *[Section 4](#page-3-0)*). Also, whether the device responds as a Clause 22 or Clause 45 device is also determined by control pin ST (see *[Section 4](#page-3-0)*).

In Clause 45 (ST = 0) and Clause 22 (ST = 1), the top 4 control pins PRTAD[4:1] determine the device port address. In this mode, TLK10031 responds if the PHY address field on the MDIO protocol (PA[4:1]) matches PRTAD[4:1] pin value, and the PHY address field  $PA[0] = 0$ .

In Clause 22 (ST = 1) mode, only 32 (5'b00000 to 5'b11111) register addresses can be accessed through standard protocol. Due to this limitation, an indirect addressing method (More description in Clause 22 Indirect Addressing section) is implemented to provide access to all device specific control/status registers that cannot be accessed through the standard Clause 22 register address space.

Write transactions which address an invalid register or device or a read only register will be ignored. Read transactions which address an invalid register or device will return a 0.

### *7.4.18 MDIO Protocol Timing*

Timing for a Clause 45 address transaction is shown in [Figure 7-19](#page-44-0). The Clause 45 timing required to write to the internal registers is shown in [Figure 7-20](#page-44-1). The Clause 45 timing required to read from the internal registers is shown in [Figure 7-21](#page-45-0). The Clause 45 timing required to read from the internal registers and then increment the active address for the next transaction is shown in [Figure 7-22.](#page-45-1) The Clause 22 timing required to read from the internal registers is shown in [Figure 7-23.](#page-45-2) The Clause 22 timing required to write to the internal registers is shown in [Figure 7-24](#page-45-3).

<span id="page-44-1"></span><span id="page-44-0"></span>

<span id="page-45-1"></span><span id="page-45-0"></span>

**Figure 7-24. CL22 - Management Interface Write Timing**

<span id="page-45-2"></span>The IEEE 802.3 Clause 22/45 specification defines many of the registers, and additional registers have been implemented for expanded functionality.

# <span id="page-45-3"></span>*7.4.19 Clause 22 Indirect Addressing*

Due to Clause 22 register space limitations, an indirect addressing method is implemented so that the extended register space can be accessed through Clause 22. All the device specific control and status registers that cannot be accessed through Clause 22 direct addressing can be accessed through this indirect addressing method. To access this register space, an address control register (Reg 30, 5'h1E) should be written with the register address followed by a read/write transaction to address content register (Reg 31, 5'h1F) to access the contents of the address specified in address control register. Following timing diagrams illustrate an example write transaction to Register 16'h9000 using indirect addressing in Clause 22.





MDC using indirect addressing in Clause 22.



# *7.4.20 Provisionable XAUI Clock Tolerance Compensation*

The XAUI interface is defined to allow for separate clock domains on each side of the link. Though the reference clocks for two devices on a XAUI/KR link have the same specified frequencies, there are slight differences that, if not compensated for, will lead to over or under run of the FIFOs on the receive/transmit data paths.

The XAUI CTC block performs the clock domain transition and rate compensation by utilizing a FIFO that is 32 deep and 40-bits wide. The usable FIFO size in the RX and TX directions is dependent upon the RX\_FIFO\_DEPTH and TX\_FIFO\_DEPTH\_MDIO\_fields, respectively. The word format is illustrated in [Figure 7-29](#page-47-0).





**Figure 7-29. XAUI CTC FIFO Word Format**

<span id="page-47-0"></span>The XAUI CTC performs one of the following operations to compensate the clock rate difference:

- 1. Delete Idle column from the data stream
- 2. Delete Sequence column from the data stream (enabled via MDIO)
- 3. Insert Idle column to the data stream.

The following rules apply for insertion/removal:

- Idle insertion/deletion occurs in groups of 4 idle characters (i.e., in columns)
- Idle characters are added following Idle or Sequence ordered set
- Idle characters are not added while data is being received
- When deleting Idle characters, minimum IPG of 5 characters is maintained. /T/ characters are counted towards IPG.
- The first Idle column after /T/ is never deleted
- Sequence ordered sets are deleted only when two consecutive Sequence columns are received. In this case, only one of the two Sequence columns will be deleted.

#### **7.4.20.1 Insertion:**

When the FIFO fill level is *at or below LOW watermark (insertion is triggered)*, the XAUI CTC needs to insert an IDLE column. It does so by skipping a read from the FIFO and inserting IDLE column to the data stream. It continues the insertion until the FIFO fill level is above the mid point. This occurs on the read side of the FIFO.

#### **7.4.20.2 Removal:**

When the FIFO fill level is *at or above HIGH watermark (deletion is triggered),* the XAUI CTC needs to remove an IDLE column. It does so by skipping a write to the FIFO and discarding the IDLE column or Sequence ordered set. It continues the deletion until the FIFO fill level is below the mid point. This occurs on the write side of the FIFO.

On the write side of the XAUI CTC FIFO a 40-bit write is performed at every cycle of the 312.5 MHz clock except during removal when it discards the IDLE or sequence ordered set. On the read side of the XAUI CTC FIFO a 40-bit read is performed at every cycle of the 312.5 MHz clock except during insertion when it generates IDLE columns to the output while not reading the FIFO at all.

In IEEE 802.3-2008 the XAUI clock rate tolerance is given as 3.125 GHz ± 100 ppm, the XGMII clock rate tolerance is given as 156.25 MHz  $\pm$  0.02% (which is equivalent to 200ppm), and the Jumbo packet size is 9600 bytes which is equivalent to 2400 cycles of 312.5 MHz clock. The average inter-frame gap is 12 bytes (3 columns), which implies that there is one opportunity to insert/delete a column in between every packet on average. This gives one column deletion/insertion in every 2400 columns which results in a 400 ppm tolerance capability. If the IPG increases, then more clock rate variance or larger packet size can be supported. Note that the maximum frequency tolerance is limited by the frequency accuracy requirement of the reference clock.



The number of words in the FIFO (fifo\_depth[2:0]) and the HIGH/LOW watermark levels (wmk\_sel[1:0]) are set through MDIO register 01.8001, and determine the allowable difference between the write clock and the read clock as well as the maximum packet size that can be processed without FIFO collision. At these watermarks the drop and insert start respectively and must happen before it hits overflow/underflow condition. Although the FIFO is supposed to never overflow/underflow given the average IPG, if it ever happens the overflow/underflow indications signal the error to the MDIO interface and the FIFO is reset. Note that the overflow/underflow status indications are latched high and cleared when read.

[Table 7-11](#page-48-0) shows XAUI CTC FIFO configuration and capabilities:

<span id="page-48-0"></span>

### **Table 7-11. XAUI CTC FIFO Configurations**

#### **NOTE**

To support the max packet sizes as shown in [Table 7-11](#page-48-0), it is assumed that there are enough IDLE columns in IPG for deletion. Below is one example:

Configure the FIFO to be 32-deep (fifo depth[2:0] =  $3'b1xx$ ) and set the LOW/HIGH Watermarks to 10/23 (wmk sel[1:0] = 2'b01). If the write clock is faster than the read clock by 200ppm, to support the max packet size of 100KB, a minimum of 5 removable columns in IPG is required (either IDLE columns or Sequence ordered\_sets). If there are only 4 removable columns in IPG, the max packet size supported is dropped to 80KB. If there are only 3 removable columns in IPG, the max packet size supported is dropped to 60KB, and so on. As a rule of thumb, one removable column in IPG corresponds to 10KB at 400ppm, 20KB at 200ppm, 40KB at 100ppm, and 80KB at 50ppm

[Figure 7-30](#page-49-0) through [Figure 7-40](#page-53-0) illustrate XAUI CTC FIFO configuration and capabilities. The green region (the middle of the FIFO fill level) indicates that the FIFO is operating stability without insertion or deletion. The more green bars in the figure, the more clock wander it can tolerate. The more yellow bars in the figure, the bigger packet size it can support.





**Figure 7-30. Organization of the XAUI CTC FIFO (32-Deep, Low Watermark)**

<span id="page-49-0"></span>

**Figure 7-31. Organization of the XAUI CTC FIFO (32-Deep, Mid Watermark)**



40 bits 32 words (fifo\_depth=3'b1xx, wmk\_sel=2'b10) Underflow **Drop** Insert **Drop** Drop **Drop** Drop **Drop** 

**Figure 7-32. Organization of the XAUI CTC FIFO (32-Deep, Mid-High Watermark)**

LOW Watermark **HIGH Watermark** 



**Figure 7-33. Organization of the XAUI CTC FIFO (32-Deep, High Watermark)**



**Figure 7-34. Organization of the XAUI CTC FIFO (24-Deep, Low Watermark)**



**Figure 7-35. Organization of the XAUI CTC FIFO (24-Deep, Mid Watermark)**



**Figure 7-36. Organization of the XAUI CTC FIFO (24-Deep, High Watermark)**







**Figure 7-37. Organization of the XAUI CTC FIFO (16-Deep, Low Watermark)**



**Figure 7-38. Organization of the XAUI CTC FIFO (16-Deep, High Watermark)**



<span id="page-53-0"></span>

**Figure 7-40. Organization of the XAUI CTC FIFO (8-Deep)**



#### **7.5 Register Maps**

#### *7.5.1 Register Bit Definitions*

#### **7.5.1.1 RW: Read-Write**

User can write 0 or 1 to this register bit. Reading this register bit returns the same value that has been written.

#### **7.5.1.2 RW/SC: Read-Write Self-Clearing**

User can write 0 or 1 to this register bit. Writing a "1" to this register creates a high pulse. Reading this register bit always returns 0.

#### **7.5.1.3 RO: Read-Only**

This register can only be read. Writing to this register bit has no effect. Reading from this register bit returns its current value.

#### **7.5.1.4 RO/LH: Read-Only Latched High**

This register can only be read. Writing to this register bit has no effect. Reading a "1" from this register bit indicates that either the condition is occurring or it has occurred since the last time it was read. Reading a "0" from this register bit indicates that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched high register, when read high, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read low. If it is still occurring, the second read will read high. Reading this register bit automatically resets its value to 0.

#### **7.5.1.5 RO/LL: Read-Only Latched Low**

This register can only be read. Writing to this register bit has no effect. Reading a "0" from this register bit indicates that either the condition is occurring or it has occurred since the last time it was read. Reading a "1" from this register bit indicates that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched low register, when read low, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read high. If it is still occurring, the second read will read low. Reading this register bit automatically sets its value to 1.

#### **7.5.1.6 COR: Clear-On-Read**

This register can only be read. Writing to this register bit has no effect. Reading from this register bit returns its current value, then resets its value to 0. Counter value freezes at Max.

Following code letters in Name field of each control/status register bit(s) indicate the mode that they are applicable/valid.

- $R =$  Indicates control/status bit(s) valid in 10GKR mode
- $X =$  Indicates control/status bit(s) valid in 1GKX mode
- G = Indicates control/status bit(s) valid in 10G general purpose serdes mode

#### *7.5.2 Vendor Specific Device Registers*

Below registers can be accessed directly through Clause 22 and Clause 45. In Clause 45 mode, these registers can be accessed by setting device address field to  $0x1E$  (DA[4:0] = 5'b11110). In Clause 22 mode, these registers can be accessed by setting 5 bit register address field to same value as 5 LSB bits of Register Address field specified for each register. For example, 16 bit register address 0x001C in clause 45 mode can be accessed by setting register address field to 5'h1C in clause 22 mode.

### **7.5.2.1 GLOBAL\_CONTROL\_1 (register: 0x0000) (default: 0x0610) (device address: 0x1E)**



# **Figure 7-41. GLOBAL\_CONTROL\_1 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 7-12. GLOBAL\_CONTROL\_1 Field Description**



(1) After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.

# **7.5.2.2 CHANNEL\_CONTROL\_1 (register: 0x0001) (default: 0x0B00) (device address: 0x1E)(1)**

(1) This global register is channel independent.



#### **Figure 7-42. CHANNEL\_CONTROL\_1 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-13. CHANNEL\_CONTROL\_1 Field Description**



# **7.5.2.3 HS\_SERDES\_CONTROL\_1 (register: 0x0002 ) (default: 0x831D) (device address: 0x1E)**



## **Figure 7-43. HS\_SERDES\_CONTROL\_1 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

# **Table 7-14. HS\_SERDES\_CONTROL\_1 Field Description**



## **Table 7-15. HS PLL Multiplier Control**

<span id="page-57-0"></span>

### **7.5.2.4 HS\_SERDES\_CONTROL\_2 (register: 0x0003) (default: 0xA848) (device address: 0x1E)**



#### **Figure 7-44. HS\_SERDES\_CONTROL\_2 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Texas

**STRUMENTS** 

### **Table 7-16. HS\_SERDES\_CONTROL\_2 Field Description**



<span id="page-59-0"></span>

### **Table 7-17. HSTX AC Mode Output Swing Control**

#### **7.5.2.5 HS\_SERDES\_CONTROL\_3 (register: 0x0004) (default: 0x1500) (device address: 0x1E)**



#### **Figure 7-45. HS\_SERDES\_CONTROL\_3 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-18. HS\_SERDES\_CONTROL\_3 Field Description**





#### **Table 7-18. HS\_SERDES\_CONTROL\_3 Field Description (continued)**



## **Table 7-19. HSTX Cursor Reduction Factor Weights**

<span id="page-60-0"></span>

# **7.5.2.6 HS\_SERDES\_CONTROL\_4 (register: 0x0005) (default: 0x2000) (device address: 0x1E)**



# **Figure 7-46. HS\_SERDES\_CONTROL\_4 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 7-20. HS\_SERDES\_CONTROL\_4 Field Description**



<span id="page-62-0"></span>

# **Table 7-21. HSTX Post-Cursor1 Transmit Tap Weights**

# **Table 7-22. HSTX Post-Cursor2 Transmit Tap Weights**

<span id="page-62-2"></span>

# **Table 7-23. HSTX Pre-Cursor Transmit Tap Weights**

<span id="page-62-1"></span>

# **7.5.2.7 LS\_SERDES\_CONTROL\_1 (register: 0x0006) (default: 0xF115) (device address: 0x1E)**



## **Figure 7-47. LS\_SERDES\_CONTROL\_1 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

# **Table 7-24. LS\_SERDES\_CONTROL\_1 Field Description**



### **Table 7-25. LS PLL Multiplier Control**

<span id="page-63-0"></span>

### **7.5.2.8 LS\_SERDES\_CONTROL\_2 (register: 0x0007) (default: 0xDC04) (device address: 0x1E)**



## **Figure 7-48. LS\_SERDES\_CONTROL\_2 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-26. LS\_SERDES\_CONTROL\_2 Field Description**



#### **Table 7-27. LSRX Output AC Mode Output Swing Control**

<span id="page-64-0"></span>

<span id="page-65-0"></span>

## **Table 7-28. LSRX Output De-emphasis**

### **7.5.2.9 LS\_SERDES\_CONTROL\_3 (register: 0x0008) (default: 0x000D) (device address: 0x1E)**

### **Figure 7-49. LS\_SERDES\_CONTROL\_3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-29. LS\_SERDES\_CONTROL\_3 Field Description**



#### **Table 7-30. LS\_EQ Serdes Equalization**

<span id="page-65-1"></span>

*Detailed Description* Copyright © 2015–2017, Texas Instruments Incorporated

# **7.5.2.10 HS\_OVERLAY\_CONTROL (register: 0x0009) (default: 0x0380) (device address: 0x1E)**



### **Figure 7-50. HS\_OVERLAY\_CONTROL Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-31. HS\_OVERLAY\_CONTROL Field Description**



#### **7.5.2.11 LS\_OVERLAY\_CONTROL (register: 0x000A) (default: 0x4000) (device address: 0x1E)**



#### **Figure 7-51. LS\_OVERLAY\_CONTROL Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-32. LS\_OVERLAY\_CONTROL Field Description**



# **7.5.2.12 LOOPBACK\_TP\_CONTROL (register: 0x000B) (default: 0x0D10) (device address: 0x1E)**



### **Figure 7-52. LOOPBACK\_TP\_CONTROL Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 7-33. LOOPBACK\_TP\_CONTROL Field Description**



## **Table 7-33. LOOPBACK\_TP\_CONTROL Field Description (continued)**



# **7.5.2.13 LS\_CONFIG\_CONTROL (register: 0x000C) (default: 0x0330) (device address: 0x1E)**



#### **Figure 7-53. LS\_CONFIG\_CONTROL Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



#### **Table 7-34. LS\_CONFIG\_CONTROL Field Descriptions**

#### **7.5.2.14 LS\_CONFIG\_CONTROL (register: 0x000C) (default: 0x0330) (device address: 0x1E)**



#### **Figure 7-54. LS\_CONFIG\_CONTROL Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 7-35. LS\_CONFIG\_CONTROL Field Description**



# **7.5.2.15 CLK\_CONTROL (register: 0x000D) (default: 0x2F80) (device address: 0x1E)**



## **Figure 7-55. CLK\_CONTROL Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 7-36. CLK\_CONTROL Field Description**


# **7.5.2.16 RESET\_CONTROL (register: 0x000E) (default: 0x0000) (device address: 0x1E)**



## **Figure 7-56. RESET\_CONTROL Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.





## **7.5.2.17 CHANNEL\_STATUS\_1 (register: 0x000F) (default: 0x0000) (device address: 0x1E)**



## **Figure 7-57. CHANNEL\_STATUS\_1 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-38. CHANNEL\_STATUS\_1 Field Description**



## **7.5.2.18 HS\_ERROR\_COUNTER (register: 0x0010) (default: 0x0FFFD) (device address: 0x1E)**



## **Figure 7-58. HS\_ERROR\_COUNTER Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-39. HS\_ERROR\_COUNTER Field Description**



## **7.5.2.19 LS\_LN0\_ERROR\_COUNTER (register: 0x0011) (default: 0xFFFD) (device address: 0x1E)**

## **Figure 7-59. LS\_LN0\_ERROR\_COUNTER Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-40. LS\_LN0\_ERROR\_COUNTER Field Description**



## **7.5.2.20 LS\_LN1\_ERROR\_COUNTER (register: 0x0012 ) (default: 0xFFFD) (device address: 0x1E)**



## **Figure 7-60. LS\_LN1\_ERROR\_COUNTER Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-41. LS\_LN1\_ERROR\_COUNTER Field Descriptions**



## **7.5.2.21 LS\_LN2\_ERROR\_COUNTER (register: 0x0013) (default: 0xFFFD) (device address: 0x1E)**

## **Figure 7-61. LS\_LN2\_ERROR\_COUNTER Register**



LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only; -n = value after reset

## **Table 7-42. LS\_LN2\_ERROR\_COUNTER Field Descriptions**



## **7.5.2.22 LS\_LN3\_ERROR\_COUNTER (register: 0x0014) (default: 0xFFFD) (device address: 0x1E)**

## **Figure 7-62. LS\_LN3\_ERROR\_COUNTER Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-43. LS\_LN3\_ERROR\_COUNTER Field Descriptions**



## **7.5.2.23 LS\_STATUS\_1 (register: 0x0015) (default: 0x0000) (device address: 0x1E)**



### **Figure 7-63. LS\_STATUS\_1 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**EXAS** 

**RUMENTS** 

## **Table 7-44. LS\_STATUS\_1 Field Descriptions**



## **7.5.2.24 HS\_STATUS\_1 (register: 0x0016) (default: 0x0000) (device address: 0x1E)**

#### **Figure 7-64. HS\_STATUS\_1 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-45. HS\_STATUS\_1 Field Descriptions**



## **7.5.2.25 DST\_CONTROL\_1 (register = 0x0017) (default = 0x2000) (device address: 0x1E)**



## **Figure 7-65. DST\_CONTROL\_1 Registers**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-46. DST\_CONTROL\_1 Field Descriptions**



## **7.5.2.26 DST\_CONTROL\_2 (register = 0x0018 ) (default = 0x0C20) (device address: 0x1E)**



## **Figure 7-66. DST\_CONTROL\_2 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-47. DST\_CONTROL\_2 Field Descriptions**



## **7.5.2.27 DSR\_CONTROL\_1 (register = 0x0019) (default = 0x2500) (device address: 0x1E)**



## **Figure 7-67. DSR\_CONTROL\_1 Registers**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-48. DSR\_CONTROL\_1 Field Descriptions**



## **7.5.2.28 DSR\_CONTROL\_2 (register = 0x001A) (default = 0x4C20) (device address: 0x1E)**



#### **Figure 7-68. DSR\_CONTROL\_2 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-49. DSR\_CONTROL\_2 Field Descriptions**



## **7.5.2.29 DATA\_SWITCH\_STATUS (register = 0x001B) (default = 0x1020) (device address: 0x1E)**

#### **Figure 7-69. DATA\_SWITCH\_STATUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-50. DATA\_SWITCH\_STATUS Field Descriptions**



Copyright © 2015–2017, Texas Instruments Incorporated *Detailed Description*



#### **Table 7-50. DATA\_SWITCH\_STATUS Field Descriptions (continued)**



## **7.5.2.30 LS\_CH\_CONTROL\_1 (register =0x001C) (default =0x0000) (device address: 0x1E)**

#### **Figure 7-70. LS\_CH\_CONTROL\_1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-51. LS\_CH\_CONTROL\_1 Field Descriptions**



## **7.5.2.31 HS\_CH\_CONTROL\_1 (register = 0x001D) (default = 0x0000) (device address: 0x1E)**



## **Figure 7-71. HS\_CH\_CONTROL\_1 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-52. HS\_CH\_CONTROL\_1 Field Descriptions**



## **7.5.2.32 EXT\_ADDRESS\_CONTROL (register = 0x001E) (default = 0x0000) (device address: 0x1E)**



## **Figure 7-72. EXT\_ADDRESS\_CONTROL Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-53. EXT\_ADDRESS\_CONTROL Field Descriptions**



## **7.5.2.33 EXT\_ADDRESS\_DATA (register = 0x001F) (default = 0x0000) (device address: 0x1E)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-54. EXT\_ADDRESS\_DATA Field Descriptions**



The registers below can be accessed directly through Clause 45 or indirectly through Clause 22. Contains mode specific control/status registers.

#### **7.5.2.34 VS\_10G\_LN\_ALIGN\_ACODE\_P (register =0x8003) (default = 0x0283) (device address: 0x1E)**

#### **Figure 7-74. VS\_10G\_LN\_ALIGN\_ACODE\_P Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only;  $-n = value$  after reset

#### **Table 7-55. VS\_10G\_LN\_ALIGN\_ACODE\_P Field Descriptions**





### **7.5.2.35 VS\_10G\_LN\_ALIGN\_ACODE\_N (register =0x8004 ) (default = 0x017C) (device address: 0x1E)**

#### **Figure 7-75. VS\_10G\_LN\_ALIGN\_ACODE\_N Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-56. VS\_10G\_LN\_ALIGN\_ACODE\_N Field Descriptions**



## **7.5.2.36 MC\_AUTO\_CONTROL (register = 0x8021) (default = 0x000F) (device address: 0x1E)**



# **Figure 7-76. MC\_AUTO\_CONTROL Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-57. MC\_AUTO\_CONTROL Field Descriptions**



## **7.5.2.37 DST\_ON\_CHAR\_CONTROL (register = 0x802A) (default = 0x02FD) (device address: 0x1E)**

## **Figure 7-77. DST\_ON\_CHAR\_CONTROL Register**



LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only; -n = value after reset

#### **Table 7-58. DST\_ON\_CHAR\_CONTROL Field Descriptions**



#### **7.5.2.38 DST\_OFF\_CHAR\_CONTROL (register = 0x802B ) (default = 0x02FD) (device address: 0x1E)**

#### **Figure 7-78. DST\_OFF\_CHAR\_CONTROL Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-59. DST\_OFF\_CHAR\_CONTROL Field Descriptions**



#### **7.5.2.39 DST\_STUFF\_CHAR\_CONTROL (register = 0x802C) (default = 0x0207) (device address: 0x1E)**

#### **Figure 7-79. DST\_STUFF\_CHAR\_CONTROL Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-60. DST\_STUFF\_CHAR\_CONTROL Field Descriptions**





#### **7.5.2.40 DSR\_ON\_CHAR\_CONTROL (register = 0x802D) (default = 0x02FD) (device address: 0x1E)**

#### **Figure 7-80. DSR\_ON\_CHAR\_CONTROL Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-61. DSR\_ON\_CHAR\_CONTROL Field Descriptions**



#### **7.5.2.41 DSR\_OFF\_CHAR\_CONTROL (register = 0X802E) (default = 0x02FD) (device address: 0x1E)**

#### **Figure 7-81. DSR\_OFF\_CHAR\_CONTROL Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-62. DSR\_OFF\_CHAR\_CONTROL Field Descriptions**



#### **7.5.2.42 DSR\_STUFF\_CHAR\_CONTROL (register = 0x802F) (default = 0x0207) (device address: 0x1E)**

#### **Figure 7-82. DSR\_STUFF\_CHAR\_CONTROL Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-63. DSR\_STUFF\_CHAR\_CONTROL Field Descriptions**



## **7.5.2.43 LATENCY\_MEASURE\_CONTROL (register = 0x8040) (default = 0x0000) (device address: 0x1E)**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only;  $-n = value$  after reset

## **Table 7-64. LATENCY\_MEASURE\_CONTROL Field Descriptions**



#### **7.5.2.44 LATENCY\_COUNTER\_2 (register = 0x8041) (default =0x0000) (device address: 0x1E)**

## **Figure 7-84. LATENCY\_COUNTER\_2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



#### **Table 7-65. LATENCY\_COUNTER\_2 Field Descriptions**



## **7.5.2.45 LATENCY\_COUNTER\_1 (register = 0x8042) (default = 0x0000) (device address: 0x1E)**

## **Figure 7-85. LATENCY\_COUNTER\_1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

(1) Latency measurement counter value resets to 20'h00000 when this register is read. Start and Stop Comma (1E.8041 bits 15:12 & 1E.8041 bits 11:8) and count valid (1E.8041 bit 4) bits are also cleared when this register is read

## **Table 7-66. LATENCY\_COUNTER\_1 Field Descriptions**



## **7.5.2.46 TRIGGER\_LOAD\_CONTROL (register =0x8100) (default = 0x0000) (device address: 0x1E)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-67. TRIGGER\_LOAD\_CONTROL Field Descriptions**



## **7.5.2.47 TRIGGER\_EN\_CONTROL (register = 0x8101) (default = 0x0000) (device address: 0x1E)**

## **Figure 7-87. TRIGGER\_EN\_CONTROL Register**



LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only; -n = value after reset

## **Table 7-68. TRIGGER\_EN\_CONTROL Field Descriptions**





## *7.5.3 PMA/PMD Registers*

The registers below can be accessed only in Clause 45 mode and with device address field set to 0x01  $(DA[4:0] = 5$ 'b00001).

NOTE: Link training registers can also be accessed in Clause 22 mode using indirect address method and in Clause 45 mode with device address field set to  $0x1E$  (DA[4:0] = 5'b11110). Link training registers are also applicable in 10G and 1GKX modes.

## **7.5.3.1 PMA\_CONTROL\_1 (register = 0x0000) (default = 0x0000) (device address: 0x01)**

#### **Figure 7-88. PMA\_CONTROL\_1 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-69. PMA\_CONTROL\_1 Field Descriptions**



## **7.5.3.2 PMA\_STATUS\_1 (register = 0x0001) (default = 0x0002) (device address: 0x01)**



**Figure 7-89. PMA\_STATUS\_1 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-70. PMA\_STATUS\_1 Field Descriptions**









## **7.5.3.3 PMA\_DEV\_IDENTIFIER\_1 (register = 0x0002) (default = 0x4000) (device address: 0x01)**

## **Figure 7-90. PMA\_DEV\_IDENTIFIER\_1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-71. PMA\_DEV\_IDENTIFIER\_1 Field Descriptions**



## **7.5.3.4 PMA\_DEV\_IDENTIFIER\_2 (register = 0x0003) (default = 0x5100) (device address: 0x01)**

#### **Figure 7-91. PMA\_DEV\_IDENTIFIER\_2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-72. PMA\_DEV\_IDENTIFIER\_2 Field Descriptions**



## **Table 7-73. UNIQUE DEVICE IDENTIFIER (1)**

<span id="page-91-0"></span>

(1) The identifier code is composed of bits 3-24 of 25-bit organizationally unique identifier (OUI) assigned to Texas Instruments by IEEE. The 6-bit Manufacturer device model number is unique to TLK10031. The 4-bit Manufacturer device revision number denotes the current revision of TLK10031.

## **7.5.3.5 PMA\_SPEED\_ABILITY (register = 0x0004) (default = 0x0011) (device address: 0x01)**



#### **Figure 7-92. PMA\_SPEED\_ABILITY Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-74. PMA\_SPEED\_ABILITY Field Descriptions**



## **7.5.3.6 PMA\_DEV\_PACKAGE\_1 (register = 0x0005) (default = 0x000B) (device address: 0x01)**



#### **Figure 7-93. PMA\_DEV\_PACKAGE\_1 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-75. PMA\_DEV\_PACKAGE\_1 Field Descriptions**



## **7.5.3.7 PMA\_DEV\_PACKAGE\_2 (register = 0x0006) (default = 0x4000) (device address: 0x01)**



## **Figure 7-94. PMA\_DEV\_PACKAGE\_2 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-76. PMA\_DEV\_PACKAGE\_2 Field Descriptions**



## **7.5.3.8 PMA\_DEV\_PACKAGE\_2 (register = 0x0006) (default = 0x4000) (device address: 0x01)**



## **Figure 7-95. PMA\_DEV\_PACKAGE\_2 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-77. PMA\_DEV\_PACKAGE\_2 Field Descriptions**



#### **7.5.3.9 PMA\_RX\_SIGNAL\_DET\_STATUS (register = 0x000A) (default = 0x0000) (device address: 0x01)**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-78. PMA\_RX\_SIGNAL\_DET\_STATUS Field Descriptions**



## **7.5.3.10 PMA\_EXTENDED\_ABILITY (register = 0x000B) (default = 0x0050) (device address: 0x01)**

## **Figure 7-97. PMA\_EXTENDED\_ABILITY Registers**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-79. PMA\_EXTENDED\_ABILITY Field Descriptions**



## **7.5.3.11 LT\_TRAIN\_CONTROL (register =0x0096) (default = 0x0002) (device address: 0x01)**



## **Figure 7-98. LT\_TRAIN\_CONTROL Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-80. LT\_TRAIN\_CONTROL Field Descriptions**



## **7.5.3.12 LT\_TRAIN\_STATUS (register = 0x0097) (default = 0x0000) (device address: 0x01)**



## **Figure 7-99. LT\_TRAIN\_STATUS Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-81. LT\_TRAIN\_STATUS Field Descriptions**





### **7.5.3.13 LT\_LINK\_PARTNER\_CONTROL (register = 0x0098) (default = 0x0000) (device address: 0x01)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-82. LT\_LINK\_PARTNER\_CONTROL Field Descriptions**



### **7.5.3.14 LT\_LINK\_PARTNER\_STATUS (register = 0x0099) (default = 0x0000) (device address: 0x01)**





LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-83. LT\_LINK\_PARTNER\_STATUS Field Descriptions**





### **7.5.3.15 LT\_LOCAL\_DEVICE\_CONTROL (register = 0x009A) (default = 0x0000) (device address: 0x01)**



## **Figure 7-102. LT\_LOCAL\_DEVICE\_CONTROL Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-84. LT\_LOCAL\_DEVICE\_CONTROL Field Descriptions**



#### **7.5.3.16 LT\_LOCAL\_DEVICE\_STATUS (register = 0x009B) (default = 0x0000) (device address: 0x01)**



## **Figure 7-103. LT\_LOCAL\_DEVICE\_STATUS Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-85. LT\_LOCAL\_DEVICE\_STATUS Field Descriptions**



## **7.5.3.17 KX\_STATUS (register = 0x00A1) (default = 0x3000) (device address: 0x01)**



## **Figure 7-104. KX\_STATUS Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset





## **7.5.3.18 KR\_FEC\_ABILITY (register = 0x00AA) (default = 0x0003) (device address: 0x01)**

## **Figure 7-105. KR\_FEC\_ABILITY Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



## **Table 7-87. KR\_FEC\_ABILITY Field Descriptions**

## **7.5.3.19 KR\_FEC\_CONTROL (register = 0x00AB) (default = 0x0000) (device address: 0x01)**



## **Figure 7-106. KR\_FEC\_CONTROL Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-88. KR\_FEC\_CONTROL Field Descriptions**



## **7.5.3.20 KR\_FEC\_C\_COUNT\_1 (register = 0x00AC) (default = 0x0000) (device address: 0x01)**

## **Figure 7-107. KR\_FEC\_C\_COUNT\_1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-89. KR\_FEC\_C\_COUNT\_1(1) Field Descriptions**



(1) To get correct 32 bit counter value of KR\_FEC\_C\_COUNT, Register 01.00AC should be read first followed by Register 01.00AD

## **7.5.3.21 KR\_FEC\_C\_COUNT\_2 (register = 0x00AD) (default = 0x0000) (device address: 0x01)**

## **Figure 7-108. KR\_FEC\_C\_COUNT\_2 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-90. KR\_FEC\_C\_COUNT\_2 Field Descriptions**





#### **7.5.3.22 KR\_FEC\_UC\_COUNT\_1 (register = 0x00AE) (default = 0x0000) (device address: 0x01)**

## **Figure 7-109. KR\_FEC\_UC\_COUNT\_1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-91. KR\_FEC\_UC\_COUNT\_1(1) Field Descriptions**



(1) To get correct 32 bit counter value of KR\_FEC\_UC\_COUNT, Register 01.00AE should be read first followed by Register 01.00AF

#### **7.5.3.23 KR\_FEC\_UC\_COUNT\_2 (register = 0x00AF) (default = 0x0000) (device address: 0x01)**

#### **Figure 7-110. KR\_FEC\_UC\_COUNT\_2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-92. KR\_FEC\_UC\_COUNT\_2 Field Descriptions**



## **7.5.3.24 KR\_VS\_FIFO\_CONTROL\_1 (register = 0x8001) (default = 0xCC4C) (device address: 0x01)**



## **Figure 7-111. KR\_VS\_FIFO\_CONTROL\_1 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-93. KR\_VS\_FIFO\_CONTROL\_1 Field Descriptions**





#### **7.5.3.25 KR\_VS\_TP\_GEN\_CONTROL (register =0x8002) (default = 0x0000) (device address: 0x01)**



LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only;  $-n = value$  after reset

## **Table 7-94. KR\_VS\_TP\_GEN\_CONTROL Field Descriptions**



## **7.5.3.26 KR\_VS\_TP\_VER\_CONTROL (register = 0x8003) (default = 0x0000) (device address: 0x01)**



#### **Figure 7-113. KR\_VS\_TP\_VER\_CONTROL Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-95. KR\_VS\_TP\_VER\_CONTROL Field Descriptions**



## **7.5.3.27 KR\_VS\_CTC\_ERR\_CODE\_LN0 (register = 0x8005) (default = 0xCE00) (device address: 0x01)**

## **Figure 7-114. KR\_VS\_CTC\_ERR\_CODE\_LN0 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-96. KR\_VS\_CTC\_ERR\_CODE\_LN0 Field Descriptions**





#### **7.5.3.28 KR\_VS\_CTC\_ERR\_CODE\_LN1 (register = 0x8006) (default =0x0000) (device address: 0x01)**

#### **Figure 7-115. KR\_VS\_CTC\_ERR\_CODE\_LN1 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-97. KR\_VS\_CTC\_ERR\_CODE\_LN1 Field Descriptions**



#### **7.5.3.29 KR\_VS\_CTC\_ERR\_CODE\_LN2 (register = 0x8007) (default = 0x0000) (device address: 0x01)**

## **Figure 7-116. KR\_VS\_CTC\_ERR\_CODE\_LN2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-98. KR\_VS\_CTC\_ERR\_CODE\_LN2 Field Descriptions**



## **7.5.3.30 KR\_VS\_CTC\_ERR\_CODE\_LN3 (register = 0x8008) (default = 0x0080) (device address: 0x01)**

## **Figure 7-117. KR\_VS\_CTC\_ERR\_CODE\_LN3 Register**



LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only; -n = value after reset

#### **Table 7-99. KR\_VS\_CTC\_ERR\_CODE\_LN3 Field Descriptions**



## **7.5.3.31 KR\_VS\_LN0\_EOP\_ERROR\_COUNTER (register = 0x8010) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-118. KR\_VS\_LN0\_EOP\_ERROR\_COUNTER Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-100. KR\_VS\_LN0\_EOP\_ERROR\_COUNTER Field Descriptions**



#### **7.5.3.32 KR\_VS\_LN1\_EOP\_ERROR\_COUNTER (register = 0x8011) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-119. KR\_VS\_LN1\_EOP\_ERROR\_COUNTER Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-101. KR\_VS\_LN1\_EOP\_ERROR\_COUNTER Field Descriptions**



**Detailed Description** Copyright © 2015–2017, Texas Instruments Incorporated Copyright © 2015–2017, Texas Instruments Incorporated
## **7.5.3.33 KR\_VS\_LN2\_EOP\_ERROR\_COUNTER (register = 0x8012) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-120. KR\_VS\_LN2\_EOP\_ERROR\_COUNTER Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-102. KR\_VS\_LN2\_EOP\_ERROR\_COUNTER Field Descriptions**



## **7.5.3.34 KR\_VS\_LN3\_EOP\_ERROR\_COUNTER (register =0x8013 ) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-121. KR\_VS\_LN3\_EOP\_ERROR\_COUNTER Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-103. KR\_VS\_LN3\_EOP\_ERROR\_COUNTER Field Descriptions**



## **7.5.3.35 KR\_VS\_TX\_CTC\_DROP\_COUNT (register = 0x8014) (default = 0xFFFD) (device address: 0x01)**



## **Figure 7-122. KR\_VS\_TX\_CTC\_DROP\_COUNT Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-104. KR\_VS\_TX\_CTC\_DROP\_COUNT Field Descriptions**



## **7.5.3.36 KR\_VS\_TX\_CTC\_INSERT\_COUNT (register = 0x8015) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-123. KR\_VS\_TX\_CTC\_INSERT\_COUNT Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-105. KR\_VS\_TX\_CTC\_INSERT\_COUNT Field Descriptions**



## **7.5.3.37 KR\_VS\_RX\_CTC\_DROP\_COUNT (register = 0x8016) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-124. KR\_VS\_RX\_CTC\_DROP\_COUNT Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-106. KR\_VS\_RX\_CTC\_DROP\_COUNT Field Descriptions**





## **7.5.3.38 KR\_VS\_RX\_CTC\_INSERT\_COUNT (register = 0x8017) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-125. KR\_VS\_RX\_CTC\_INSERT\_COUNT Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-107. KR\_VS\_RX\_CTC\_INSERT\_COUNT Field Descriptions**



## **7.5.3.39 KR\_VS\_STATUS\_1 (register = 0x8018) (default = 0x0000) (device address: 0x01)**



## **Figure 7-126. KR\_VS\_STATUS\_1 Register**

LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only;  $-n = value$  after reset

#### **Table 7-108. KR\_VS\_STATUS\_1 Field Descriptions**



## **7.5.3.40 KR\_VS\_TX\_CRCJ\_ERR\_COUNT\_1 (register = 0x8019) (default = 0xFFFF) (device address: 0x01)**

## **Figure 7-127. KR\_VS\_TX\_CRCJ\_ERR\_COUNT\_1 Register**



LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only; -n = value after reset

## **Table 7-109. KR\_VS\_TX\_CRCJ\_ERR\_COUNT\_1 Field Descriptions**



#### **7.5.3.41 KR\_VS\_TX\_CRCJ\_ERR\_COUNT\_2 (register = 0x801A) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-128. KR\_VS\_TX\_CRCJ\_ERR\_COUNT\_2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-110. KR\_VS\_TX\_CRCJ\_ERR\_COUNT\_2 Field Descriptions**



#### **7.5.3.42 KR\_VS\_TX\_LN0\_HLM\_ERR\_COUNT (register = 0x801B) (default = 0xFFFD) (device address: 0x01)**

#### **Figure 7-129. KR\_VS\_TX\_LN0\_HLM\_ERR\_COUNT Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-111. KR\_VS\_TX\_LN0\_HLM\_ERR\_COUNT Field Descriptions**





## **7.5.3.43 KR\_VS\_TX\_LN1\_HLM\_ERR\_COUNT (register = 0x801C) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-130. KR\_VS\_TX\_LN1\_HLM\_ERR\_COUNT Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-112. KR\_VS\_TX\_LN1\_HLM\_ERR\_COUNT Field Descriptions**



#### **7.5.3.44 KR\_VS\_TX\_LN2\_HLM\_ERR\_COUNT (register = 0x801D) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-131. KR\_VS\_TX\_LN2\_HLM\_ERR\_COUNT Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-113. KR\_VS\_TX\_LN2\_HLM\_ERR\_COUNT Field Descriptions**



#### **7.5.3.45 KR\_VS\_TX\_LN3\_HLM\_ERR\_COUNT (register = 0x801E) (default = 0xFFFD) (device address: 0x01)**

## **Figure 7-132. KR\_VS\_TX\_LN3\_HLM\_ERR\_COUNT Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-114. KR\_VS\_TX\_LN3\_HLM\_ERR\_COUNT Field Descriptions**



## **7.5.3.46 LT\_VS\_CONTROL\_2 (register = 0x9001) (default = 0x0000) (device address: 0x01)**



## **Figure 7-133. LT\_VS\_CONTROL\_2 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset



## **Table 7-115. LT\_VS\_CONTROL\_2 Field Descriptions**

## *7.5.4 PCS Registers*

The registers below can be accessed only in Clause 45 mode and with device address field set to 0x03 (DEVADD [4:0] = 5'b00011). Valid only when device is in 10GBASE-KR mode.

## **7.5.4.1 PCS\_CONTROL (register = 0x0000) (default = 0x0000) (device address: 0x03)**

## **Figure 7-134. PCS\_CONTROL Register XXX**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-116. PCS\_CONTROL Field Descriptions**



## **7.5.4.2 PCS\_STATUS\_1 (register = 0x0001) (default = 0x0002) (device address: 0x03)**



## **Figure 7-135. PCS\_STATUS\_1 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-117. PCS\_STATUS\_1 Field Descriptions**



## **7.5.4.3 PCS\_STATUS\_2 (register = 0x0008) (default = 0x8001) (device address: 0x03)**

## **Figure 7-136. PCS\_STATUS\_2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-118. PCS\_STATUS\_2 Field Descriptions**



## **7.5.4.4 KR\_PCS\_STATUS\_1 (register = 0x0020) (default = 0x0004) (device address: 0x03)**



## **Figure 7-137. KR\_PCS\_STATUS\_1 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-119. KR\_PCS\_STATUS\_1 Field Descriptions**



## **7.5.4.5 KR\_PCS\_STATUS\_2 (register = 0x0021) (default = 0x0000) (device address: 0x03)**

## **Figure 7-138. KR\_PCS\_STATUS\_2 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-120. KR\_PCS\_STATUS\_2 Field Descriptions**



## **7.5.4.6 PCS\_TP\_SEED\_A0 (register = 0x0022) (default = 0x0000) (device address: 0x03)**

## **Figure 7-139. PCS\_TP\_SEED\_A0 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-121. PCS\_TP\_SEED\_A0 Field Descriptions**



#### **7.5.4.7 PCS\_TP\_SEED\_A1 (register = 0x0023) (default = 0x0000) (device address: 0x03)**

## **Figure 7-140. PCS\_TP\_SEED\_A1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-122. PCS\_TP\_SEED\_A1 Field Descriptions**



#### **7.5.4.8 PCS\_TP\_SEED\_A2 (register = 0x0024) (default = 0x0000) (device address: 0x03)**

#### **Figure 7-141. PCS\_TP\_SEED\_A2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7-123. PCS\_TP\_SEED\_A2 Field Descriptions**



## **7.5.4.9 PCS\_TP\_SEED\_A3 (register = 0x0025) (default = 0x0000) (device address: 0x03)**

## **Figure 7-142. PCS\_TP\_SEED\_A3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-124. PCS\_TP\_SEED\_A3 Field Descriptions**



## **7.5.4.10 PCS\_TP\_SEED\_B0 (register = 0x0026) (default = 0x0000) (device address: 0x03)**

#### **Figure 7-143. PCS\_TP\_SEED\_B0 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-125. PCS\_TP\_SEED\_B0 Field Descriptions**



## **7.5.4.11 PCS\_TP\_SEED\_B1 (register = 0x0027) (default = 0x0000) (device address: 0x03)**

#### **Figure 7-144. PCS\_TP\_SEED\_B1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-126. PCS\_TP\_SEED\_B1 Field Descriptions**



## **7.5.4.12 PCS\_TP\_SEED\_B2 (register = 0x0028) (default = 0x0000) (device address: 0x03)**

## **Figure 7-145. PCS\_TP\_SEED\_B2 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-127. PCS\_TP\_SEED\_B2 Field Descriptions**



#### **7.5.4.13 PCS\_TP\_SEED\_B3 (register = 0x0029) (default = 0x0000) (device address: 0x03)**

## **Figure 7-146. PCS\_TP\_SEED\_B3 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 7-128. PCS\_TP\_SEED\_B3 Field Descriptions**



## **7.5.4.14 PCS\_TP\_CONTROL (register = 0x002A) (default = 0x0000) (device address: 0x03)**



## **Figure 7-147. PCS\_TP\_CONTROL Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-129. PCS\_TP\_CONTROL Field Descriptions**



## **7.5.4.15 PCS\_TP\_ERR\_COUNT (register = 0x002B) (default = 0x0000) (device address: 0x03)**

## **Figure 7-148. PCS\_TP\_ERR\_COUNT Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-130. PCS\_TP\_ERR\_COUNT Field Descriptions**



## **7.5.4.16 PCS\_VS\_CONTROL (register = 0x8000) (default = 0x00B0) (device address: 0x03)**



## **Figure 7-149. PCS\_VS\_CONTROL Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset



## **Table 7-131. PCS\_VS\_CONTROL Field Descriptions**

## **7.5.4.17 PCS\_VS\_STATUS (register = 0x8010) (default = 0x00FD) (device address: 0x03)**



## **Figure 7-150. PCS\_VS\_STATUS Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-132. PCS\_VS\_STATUS Field Descriptions**





## *7.5.5 Auto-Negotiation Registers*

The registers below can be accessed only in Clause 45 mode and with device address field set to 0x07  $(DA[4:0] = 5**100111**)$ 

**Figure 7-151. AN\_CONTROL Register**

## **7.5.5.1 AN\_CONTROL (register = 0x0000) (default = 0x3000) (device address: 0x07)**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

(1) If set, a read of register 07.0000 is required to clear AN\_RESTART bit.

#### **Table 7-133. AN\_CONTROL Field Descriptions**



## **7.5.5.2 AN\_STATUS (register = 0x0001) (default = 0x0088) (device address: 0x07)**



## **Figure 7-152. AN\_STATUS Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-134. AN\_STATUS Field Descriptions**



## **7.5.5.3 AN\_DEV\_PACKAGE (register = 0x0005) (default = 0x0080) (device address: 0x07)**



## **Figure 7-153. AN\_DEV\_PACKAGE Register XXX**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-135. AN\_DEV\_PACKAGE Field Descriptions**



## **7.5.5.4 AN\_ADVERTISEMENT\_1 (register = 0x0010) (default = 0x1001) (device address: 0x07)**



## **Figure 7-154. AN\_ADVERTISEMENT\_1 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-136. AN\_ADVERTISEMENT\_1 Field Descriptions**



## **7.5.5.5 AN\_ADVERTISEMENT\_2 (register = 0x0011) (default = 0x0080) (device address: 0x07)**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-137. AN\_ADVERTISEMENT\_2 Field Descriptions**



#### **7.5.5.6 AN\_ADVERTISEMENT\_3 (register = 0x0012) (default = 0x4000) (device address: 0x07)**

## **Figure 7-156. AN\_ADVERTISEMENT\_3 Register**



LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only;  $-n = value$  after reset

## **Table 7-138. AN\_ADVERTISEMENT\_3 Field Descriptions**





## **7.5.5.7 AN\_LP\_ADVERTISEMENT\_1 (register = 0x0013) (default = 0x0001) (device address: 0x07)**



#### **Figure 7-157. AN\_LP\_ADVERTISEMENT\_1 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

# **Table 7-139. AN\_LP\_ADVERTISEMENT\_1(1) Field Descriptions**



(1) To get accurate AN\_LP\_ADVERTISEMENT read value, Register 07.0013 should be read first before reading 07.0014 and 07.0015

## **7.5.5.8 AN\_LP\_ADVERTISEMENT\_2 (register = 0x0014) (default = 0x0000) (device address: 0x07)**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-140. AN\_LP\_ADVERTISEMENT\_2 Field Descriptions**





## **7.5.5.9 AN\_LP\_ADVERTISEMENT\_3 (register = 0x0015) (default = 0x0000) (device address: 0x07)**



#### **Figure 7-159. AN\_LP\_ADVERTISEMENT\_3 Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only;  $-n = value$  after reset

## **Table 7-141. AN\_LP\_ADVERTISEMENT\_3 Field Descriptions**



## **7.5.5.10 AN\_XNP\_TRANSMIT\_1 (register = 0x0016) (default = 0x2000) (device address: 0x07)**

## **Figure 7-160. AN\_XNP\_TRANSMIT\_1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

## **Table 7-142. AN\_XNP\_TRANSMIT\_1 Field Descriptions**



## **7.5.5.11 AN\_XNP\_TRANSMIT\_2 (register = 0x0017) (default = 0x0000) (device address: 0x07)**



## **Figure 7-161. AN\_XNP\_TRANSMIT\_2 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-143. AN\_XNP\_TRANSMIT\_2 Field Descriptions**



## **7.5.5.12 AN\_XNP\_TRANSMIT\_3 (register = 0x0018) (default = 0x0000) (device address: 0x07)**





LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-144. AN\_XNP\_TRANSMIT\_3 Field Descriptions**





## **7.5.5.13 AN\_LP\_XNP\_ABILITY\_1 (register = 0x0019) (default = 0x0000) (device address: 0x07)**





LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 7-145. AN\_LP\_XNP\_ABILITY\_1(1) Field Descriptions**



(1) To get accurate AN\_LP\_XNP\_ABILITYT read value, Register 07.0019 should be read first before reading 07.001A and 07.001B

## **7.5.5.14 AN\_LP\_XNP\_ABILITY\_2 (register = 0x001A) (default = 0x0000) (device address: 0x07)**

## **Figure 7-164. AN\_LP\_XNP\_ABILITY\_2 Register**



LEGEND:  $R/W = Read/W$ rite;  $R = Read$  only; -n = value after reset

#### **Table 7-146. AN\_LP\_XNP\_ABILITY\_2 Field Descriptions**



#### **7.5.5.15 AN\_LP\_XNP\_ABILITY\_3 (register = 0x001B) (default = 0x0000) (device address: 0x07)**

## **Figure 7-165. AN\_LP\_XNP\_ABILITY\_3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 7-147. AN\_LP\_XNP\_ABILITY\_3 Field Descriptions**



## **7.5.5.16 AN\_BP\_STATUS (register = 0x0030) (default = 0x0001) (device address: 0x07)**

#### **Figure 7-166. AN\_BP\_STATUS Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset



## **Table 7-148. AN\_BP\_STATUS Field Descriptions**

**Detailed Description** Copyright © 2015–2017, Texas Instruments Incorporated Copyright © 2015–2017, Texas Instruments Incorporated

**TEXAS** 

**INSTRUMENTS** 





# **8 Applications and Implementation**

## **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **8.1 Application Information**

The TLK10031 device can be used to convert between XAUI (on the low speed port) and 10GBASE-R signaling (on the high speed port). The high speed side of the device meets the requirements of the 10GBASE-KR physical layer standard for 10 Gbps data transmission over a PCB backplane. The device can also be used for optical physical layers (like 10GBASE-SR or 10GBASE-LR) by interfacing to optical modules requiring SFI or XFI electrical signaling. For optical use cases, KR-specific features like Clause 73 auto-negotiation and link training should be disabled.

## **8.2 Typical Application**

A typical application for TLK10031 is to support 10 Gbps Ethernet data transmission over a backplane, e.g., between a network processor or MAC and switch ASIC located on separate cards within a router chassis. A block diagram of this application is shown in [Figure 8-1.](#page-133-0)



<span id="page-133-0"></span>**Figure 8-1. Typical Application Circuit**



## *8.2.1 Design Requirements*

For this design example, use the parameters shown in [Table 8-1](#page-134-0).

<span id="page-134-0"></span>

## **Table 8-1. Design Parameters**

## *8.2.2 Detailed Design Procedure*

The TLK10031 should be powered via a 1-V (nominal) supply on the VDDD, VDDA, DVDD, VDDT, and VPP rails and by a 1.5-V or 1.8-V (nominal) supply on the VDDR and VDDO rails. The power supply accuracy should be 5% or better, and the user should be careful that resistive losses across the application PCB's power distribution network do not cause the voltage present at the TLK10031 BGA balls to be below specification. If a switched-mode power supply is used, care should be taken to ensure low supply ripple

A differential reference clock must be provided to either the REFCLK0P/N or REFCLK1P/N input port. The clock signal should be AC-coupled and have a differential amplitude between 250 mV and 2000 mV peakto-peak. For 10GBASE-R applications, the clock frequency should be either 156.25 MHz or 312.5 MHz and have an accuracy of 100 ppm. Because jitter on the reference clock can transfer through the TLK10031 PLLs and onto the serial outputs, it is best to keep the reference clock's jitter as low as possible (that is, under 1 ps from 10 kHz to 20 MHz) in order to meet the requirements of IEEE 802.3.

All serial inputs and outputs should be laid out on the PCB following best practices for high speed signal integrity. Detailed layout recommendations are given in the *[Section 10](#page-136-0)* section.

## <span id="page-135-0"></span>*8.2.3 Application Curves*

The output eye diagram of the TLK10031 (operated at 10.3125 Gbps under nominal conditions) is shown [Figure 8-2.](#page-135-0)



**Figure 8-2. Eye Diagram of the TLK10031**

# **9 Power Supply Recommendations**

The TLK10031 allows either the core or I/O power supply to be powered up for an indefinite period of time while the other supply is not powered up, if all of the following conditions are met:

- 1. All maximum ratings and recommending operating conditions are followed
- 2. Bus contention while 1.5/1.8V power is applied (>0V) must be limited to 100 hours over the projected lifetime of the device.
- 3. Junction temperature is less than 105°C during device operation. Note: Voltage stress up to the absolute maximum voltage values for up to 100 hours of lifetime operation at a TJ of 105°C or lower will minimally impact reliability.

The TLK10031 LVCMOS I/O are not failsafe (i.e. cannot be driven with the I/O power disabled). TLK10031 inputs should not be driven high until their associated power supply is active.



# <span id="page-136-0"></span>**10 Layout**

## **10.1 Layout Guidelines**

## *10.1.1 TLK10031 High-Speed Data Path*

## **10.1.1.1 Layout Recommendations for High-Speed Signals**

Both "low-speed" side and "high-speed" side serial signals are referred to as "high-speed" signals for the purpose of this document as they support high data rates. For that reason, care must be taken to realize them on a printed circuit board with signal integrity. The high-speed data path CML input pins INA[3:0]P/INA[3:0]N and HSRXAP/HSRXAN, and the CML output pins OUTA[3:0]P/OUTA[3:0]N and HSTXAP/HSTXAN, have to be connected with loosely-coupled 100-Ω differential transmission lines. Differential intra-pair skew needs to be minimized to within ±1 mil. Inter-pair (lane-to-lane) skew for the low-speed signals can be as high as 30 UI. An example of FR-4 printed circuit board (PCB) realization of such differential transmission lines in microstrip format is shown in [Figure 10-1.](#page-136-1)



**Figure 10-1. Differential Microstrip PCB Trace Geometry Example**

<span id="page-136-1"></span>To avoid impedance discontinuities the high-speed serial signals should be routed on a PCB on either the top or bottom PCB layers in microstrip format with no vias. If vias are unavoidable, an absolute minimum number of vias need to be used. The vias should be made to stretch through the entire PCB thickness (as shown in [Figure 10-2](#page-137-0)) to connect microstrip traces on the top and bottom layers of the PCB so as to leave no via stubs that can severely impact the performance. If stripline traces are absolutely necessary, and if via back-drilling is not possible, then the routing layers should be chosen so as to have via stubs that are shorter than 10 mils.

All unused internal layer via pads on high-speed signal vias should be removed to further improve impedance matching. On the high-speed side, the HSRXAP/HSRXAN signals are more sensitive to impedance discontinuities introduced by vias than HSTXAP/HSTXAN signals. For that reason, if only some of those signals need to be routed with vias, then the latter should be routed with vias and the former with no vias.





## <span id="page-137-0"></span>**Figure 10-2. Examples of High-speed PCB Traces With Vias That Have no Via Stubs and no Via Pads on Internal Layers**

To further improve on impedance matching, differential vias with neighboring ground vias can be used as shown in [Figure 10-3](#page-137-1). The optimum dimensions of such a differential via structure depend on various parameters such as the trace geometry, dielectric material, as well as the PCB layer stack-up. A 3D electromagnetic field solver can be used to find the optimum via dimensions.



**Figure 10-3. A Differential PCB Via Structure (Top View)**

<span id="page-137-1"></span>PCB traces connected to the HSRXAP/HSRXAN pins should have differential insertion loss of less than 25 dB at 5 GHz.

Surface-mount connector pads such as those used with the SFP/SFP+ module connectors are wider and hence have characteristic impedance that is lower than the regular high-speed PCB traces. If the pads are more than 2 times wider than the PCB traces, the pads' impedance needs to be increased to minimize impedance discontinuities. The easy way of increasing the pads' impedance is to cut out the reference plane immediately under those pads as shown in [Figure 10-4](#page-138-0) so as to have the pads refer to a reference plane on lower layers while maintaining 100  $\Omega$  differential characteristic impedance.



**Figure 10-4. Surface-mount Connector Pads**

## <span id="page-138-0"></span>**10.1.1.2 AC-coupling**

A 0.1-uF series AC-coupling capacitor should be connected to each of the high-speed data path pins INA[3:0]P/INA[3:0]N, HSRXAP/HSRXAN, OUTA[3:0]P/OUTA[3:0]N, and HSTXAP/HSTXAN. If the TLK10031 high-speed side data path pins are connected to SFP/SFP+ optical modules with internal ACcoupling capacitors, then no external capacitors should be used. Adding additional series capacitors may severely impact the performance.

To avoid impedance discontinuities, it is strongly recommended where possible to make the transmission line trace width closely match the AC-coupling capacitor pad size. Smaller capacitor packages such as 0201 make it easy to meet that condition.

# *10.1.2 TLK10031 Clocks: REFCLK, CLKOUT*

## **10.1.2.1 General Information**

The TLK10031 device requires a low-jitter reference clock to work. The reference clock can be provided on the REFCLK0P/N or REFCLK1P/N pins. Both reference clock input pins have internal 100- $\Omega$ differential terminations, so they do not need any external terminations. Both reference clock inputs must be AC-coupled with preferably 0.1-µF capacitors. The two channels (A and B) can have same or different reference clocks.

The TLK10031 serial receiver recovers clock and data from the incoming serial data. The recovered byte clock is made available on the CLKOUTAP/N pins. The CLKOUTAP/N CML output pins must be ACcoupled with 0.1-µF AC-coupling capacitors.

## **10.1.2.2 External Clock Connections**

An external clock jitter cleaner, such as Texas Instruments CDCE72010 or CDCM7005, may be used when needed to provide a low jitter reference clock. An example external clock jitter cleaner connection for channel A is shown in [Figure 10-5.](#page-139-0)



**Figure 10-5. An External Clock Jitter Cleaner Connection Example for Channel A**

## <span id="page-139-0"></span>**10.1.2.3 TLK10031 Control Pins and Interfaces**

The TLK10031 device features a number of control pins and interfaces, some of which are described as follows.

#### *10.1.2.3.1 MDIO Interface*

The TLK10031 supports the Management Data Input/Output (MDIO) Interface as defined in Clause 22 of the IEEE 802.3 Ethernet specification. The MDIO allows register-based management and control of the serial links.

The MDIO Management Interface consists of a bi-directional data path (MDIO) and a clock reference (MDC). The port address is determined by the PRTAD[4:0] control pins.

The MDIO pin requires a pullup to VDDO[1:0]. No pullup is needed on the MDC pin if driven with a pushpull MDIO master, but a pullup to VDDO[1:0] is needed if driven with an open-drain MDIO master.

## *10.1.2.3.2 JTAG Interface*

The JTAG interface is mostly used for device test. The JTAG interface operates through the TDI, TDO, TMS, TCK, and TRST\_N pins. If not used, all the pins can be left unconnected except TDI and TCK which must be grounded.

## *10.1.2.3.3 Unused Pins*

As a general guideline, any unused LVCMOS input pin needs to be grounded and any unused LVCMOS output pin can be left unconnected. Unused CML differential output pins can be left unconnected. Unused CML differential input pins should be tied to ground through a shared 100-Ω resistor.



## **10.2 Layout Example**



**Figure 10-6. Pinout and Routing**

# **11 Device and Documentation Support**

## **11.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](http://www.ti.com/) In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document

## **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](http://www.ti.com/corp/docs/legal/termsofuse.shtml).

**[TI E2E™ Online Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[Design Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## **11.3 Trademarks**

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **11.5 Glossary**

**[TI Glossary](http://www.ti.com/lit/pdf/SLYZ022)** This glossary lists and explains terms, acronyms, and definitions.

## **12 Mechanical Packaging and Orderable Information**

## **12.1 Packaging Information**

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **TEXAS INSTRUMENTS**

www.ti.com 5-Jan-2022

# **PACKAGE MATERIALS INFORMATION**

# **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal


CTR (S-PBGA-N144)

PLASTIC BALL GRID ARRAY



NOTES:

- A. B. This drawing is subject to change without notice.
- C. Flip chip application only.
- D. Pb-free die bump and solder ball.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated