

# Clock Generator with Dual PLLs, Spread Spectrum, and Margining

# Data Sheet **[AD9577](http://www.analog.com/AD9577?docAD9577.pdf)**

### <span id="page-0-0"></span>**FEATURES**

**Fully integrated dual PLL/VCO cores 1 integer-N and 1 fractional-N PLL Continuous frequency coverage from 11.2 MHz to 200 MHz Most frequencies from 200 MHz to 637.5 MHz available PLL1 phase jitter (12 kHz to 20 MHz): 460 fs rms typical PLL2 phase jitter (12 kHz to 20 MHz) Integer-N mode: 470 fs rms typical Fractional-N mode: 660 fs rms typical Input crystal or reference clock frequency Optional reference frequency divide-by-2 I <sup>2</sup>C programmable output frequencies Up to 4 LVDS/LVPECL or up to 8 LVCMOS output clocks 1 CMOS buffered reference clock output Spread spectrum: downspread [0, −0.5]% 2 pin-controlled frequency maps: margining Integrated loop filters Space saving, 6 mm × 6 mm, 40-lead LFCSP package 1.02 W power dissipation (LVDS operation) 1.235 W power dissipation (LVPECL operation) 3.3 V operation**

### <span id="page-0-1"></span>**APPLICATIONS**

**Low jitter, low phase noise multioutput clock generator for data communications applications including Ethernet, Fibre Channel, SONET, SDH, PCI-e, SATA, PTN, OTN, ADC/DAC, and digital video Spread spectrum clocking**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [AD9577](http://www.analog.com/AD9577?docAD9577.pdf) provides a multioutput clock generator function, along with two on-chip phase-locked loop cores, PLL1 and PLL2, optimized for network clocking applications. The PLL designs are based on the Analog Devices, Inc., proven portfolio of high performance, low jitter frequency synthesizers to maximize network performance. The PLLs have I<sup>2</sup>C programmable output frequencies and formats. The fractional-N PLL can support spread spectrum clocking for reduced EMI radiated peak power. Both PLLs can support frequency margining. Other applications with demanding phase noise and jitter requirements can benefit from this part.

The first integer-N PLL section (PLL1) consists of a low noise phase frequency detector (PFD), a precision charge pump (CP), a low phase noise voltage controlled oscillator (VCO), a programmable

**Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9577.pdf&product=AD9577&rev=A) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

<span id="page-0-3"></span>

feedback divider, and two independently programmable output dividers. By connecting an external crystal or applying a reference clock to the REFCLK pin, frequencies of up to 637.5 MHz can be synchronized to the input reference. Each output divider and feedback divider ratio is  $I^2C$  programmed for the required output rates.

A second fractional-N PLL (PLL2) with a programmable modulus allows VCO frequencies that are fractional multiples of the reference frequency to be synthesized. Each output divider and feedback divider ratio can be programmed for the required output rates, up to 637.5 MHz. This fractional-N PLL can also operate in integer-N mode for the lowest jitter.

Up to four differential output clock signals can be configured as either LVPECL or LVDS signaling formats. Alternatively, the outputs can be configured for up to eight CMOS outputs. Combinations of these formats are supported. No external loop filter components are required, thus conserving valuable design time and board space. Th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) is available in a 40-lead, 6 mm  $\times$ 6 mm LFCSP package and can operate from a single 3.3 V supply. The operating temperature range is −40°C to +85°C.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# TABLE OF CONTENTS



# [Reference Input and Reference Dividers ................................. 29](#page-28-1) [Output Channel Dividers .. 30](#page-29-0) [Outputs .. 30](#page-29-1) [Reference Output Buffer ... 31](#page-30-0) [PLL1 Integer-N PLL ... 31](#page-30-1) [PLL1 Phase Frequency Detector \(PFD\) and Charge Pump . 32](#page-31-0) [PLL1 VCO ... 32](#page-31-1) [PLL1 Feedback Divider ... 32](#page-31-2) [Setting the Output Frequency of PLL1 .................................... 32](#page-31-3) [PLL2 Integer/Fractional-N PLL ... 32](#page-31-4) [PLL2 Phase Frequency Detector \(PFD\) and Charge Pump . 33](#page-32-0) [PLL2 Loop Bandwidth ... 33](#page-32-1) [PLL2 VCO ... 33](#page-32-2) [PLL2 Feedback Divider ... 33](#page-32-3) [PLL2 Σ-Δ Modulator ... 33](#page-32-4) [Spur Mechanisms ... 33](#page-32-5) [Optimizing PLL Performance .. 34](#page-33-0) [Setting the Output Frequency of PLL2 .................................... 34](#page-33-1) [Margining .. 35](#page-34-0) [Spread Spectrum Clock Generation \(SSCG\) .......................... 35](#page-34-1) I <sup>2</sup>[C Interface Timing and Internal Register Description ........... 38](#page-37-0) [Default Frequency Map and Output Formats ........................ 40](#page-39-0) I <sup>2</sup>[C Interface Operation ... 40](#page-39-1) [Typical Application Circuits ... 42](#page-41-0) [Power and Grounding Considerations and Power Supply](#page-42-0) [Rejection .. 43](#page-42-0) [Outline Dimensions ... 44](#page-43-0) [Ordering Guide .. 44](#page-43-1)

[Example Application .. 28](#page-27-0) [Functional Description .. 29](#page-28-0)

### <span id="page-1-0"></span>**REVISION HISTORY**



**10/2011—Revision 0: Initial Version**

# <span id="page-2-0"></span>**SPECIFICATIONS**

Typical (typ) is given for  $V_s = 3.3$  V,  $T_A = 25^{\circ}$ C, unless otherwise noted. Minimum (min) and maximum (max) values are given over full V<sup>S</sup> (3.0 V to 3.6 V) and T<sup>A</sup> (−40°C to +85°C) variation. AC coupling capacitors of 0.1 µF used where appropriate. A Fox Electronics FX532A 25 MHz crystal is used throughout, unless otherwise stated.

## <span id="page-2-1"></span>**PLL1 CHARACTERISTICS**



<span id="page-3-0"></span>

 $1$  x indicates either 0 or 1 for any given test condition.

# <span id="page-4-0"></span>**PLL1 CLOCK OUTPUT JITTER**

### **Table 2.**



<sup>1</sup> All period and cycle-to-cycle jitter measurements are made with a Tektronix DPO70604 oscilloscope.

 $2 \times$  indicates either 0 or 1 for any given test condition.

# <span id="page-5-0"></span>**PLL2 FRACTIONAL-N MODE CHARACTERISTICS**

### **Table 3. Bleed = 1**



 $1$  x indicates either 2 or 3 for any given test condition.

—

 $\overline{\phantom{0}}$ 

# <span id="page-6-0"></span>**PLL2 INTEGER-N MODE CHARACTERISTICS**

### **Table 4. Bleed = 0**



<span id="page-7-0"></span>

 $1$  x indicates either 2 or 3 for any given test condition.

# <span id="page-8-0"></span>**PLL2 CLOCK OUTPUT JITTER**

**Table 5. Bleed = 0 for Integer-N Mode, Bleed = 1 for Fractional-N Mode** 





<span id="page-10-1"></span>

<sup>1</sup> All period and cycle-to-cycle jitter measurements are made with a Tektronix DPO70604 oscilloscope.

 $2 \times$  indicates either 2 or 3 for any given test condition.

## <span id="page-10-0"></span>**CMOS REFERENCE CLOCK OUTPUT JITTER**

### **Table 6.**



# <span id="page-11-0"></span>**TIMING CHARACTERISTICS**

### **Table 7.**



### **Timing Diagrams**



<span id="page-11-2"></span><span id="page-11-1"></span>



<span id="page-11-3"></span>Figure 4. CMOS Timing, Single-Ended, 5 pF Load

# <span id="page-12-0"></span>**CLOCK OUTPUTS**

AC coupling capacitors of 0.1  $\upmu\text{F}$  used where appropriate.

### **Table 8.**



## <span id="page-13-0"></span>**POWER**

### **Table 9.**



# <span id="page-14-0"></span>**CRYSTAL OSCILLATOR**





# <span id="page-14-1"></span>**REFERENCE INPUT**



## <span id="page-14-2"></span>**CONTROL PINS**

**Table 12.** 



# <span id="page-15-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 13.**



<sup>1</sup> See th[e Thermal Characteristics](#page-15-1) section for  $θ_{JA}$ .

<span id="page-15-1"></span>Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **THERMAL CHARACTERISTICS**

Thermal impedance measurements were taken on a 4-layer board in still air in accordance with EIA/JESD51-7.

### **Table 14. Thermal Resistance**



### <span id="page-15-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-16-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration

09284-005



### **Table 15. Pin Function Descriptions**



# <span id="page-18-1"></span><span id="page-18-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS **REFOUT AND PLL1 PHASE NOISE PERFORMANCE**





Figure 7. Phase Noise, PLL1, OUT0 LVPECL, 106.25 MHz, Integer-N Mode  $(f_{XTAL} = 25 MHz, Na = 102, V0 = 4, D0 = 6)$ 



Figure 8. Phase Noise, PLL1, OUT0 LVPECL, 156.25 MHz Integer-N Mode  $(f_{xTAL} = 25 MHz, Na = 100, V0 = 4, DO = 4)$ 



Figure 9. Phase Noise, PLL1, OUT0 LVPECL, 100 MHz, Integer-N Mode  $(f_{\text{XTAL}} = 25 \text{ MHz}, \text{Na} = 100, \text{VO} = 5, \text{DO} = 5)$ 



Figure 10. Phase Noise, PLL1, OUT0 LVPECL, 125 MHz, Integer-N Mode  $(f_{XTAL} = 25 MHz, Na = 100, V0 = 4, D0 = 5)$ 





### <span id="page-19-0"></span>**PLL2 PHASE NOISE PERFORMANCE**







Figure 13. Phase Noise, PLL2, OUT2 LVPECL, 156.25 MHz, Integer-N Mode  $(f_{XTAL} = 25 MHz, Nb = 100, V2 = 4, D2 = 4)$ 



Figure 14. Phase Noise, PLL2, OUT2 LVPECL, 155.52 MHz, Fractional-N Mode  $(f_{XTAL} = 25 MHz, Nb = 99, FRAC = 333, MOD = 625, V2 = 2, D2 = 8), Spurs$ Disabled



Figure 15. Phase Noise, PLL2, OUT2 LVPECL, 106.25 MHz, Integer-N Mode  $(f_{xTAL} = 25 MHz, Nb = 102, V2 = 4, D2 = 6)$ 



Figure 16. Phase Noise, PLL2, OUT2 LVPECL, 625 MHz, Integer-N Mode  $(f_{XTAL} = 25 MHz, Nb = 100, V2 = 2, D2 = 2)$ 





### <span id="page-20-0"></span>**OUTPUT JITTER**



Figure 18. Typical Integrated Random Phase Jitter in fs rms for PLL1 and OUT0P LVPECL as Feedback Divider Value Na Swept ( $f_{XTAL} = 25$  MHz, V0 = 5,  $DO = 5$ )



Figure 19. Typical Integrated Random Phase Jitter in fs rms for PLL2 and OUT2P LVPECL as Feedback Divider Value Nb Swept (fXTAL = 25 MHz, V2 = 5, D2 = 5, Integer-N Mode)

## <span id="page-21-0"></span>**TYPICAL OUTPUT SIGNAL**



Figure 20 Typical LVPECL Differential Output Trace, 156.25 MHz



Figure 21. Typical LVDS Differential Output Trace, 156.25 MHz





Figure 23. Typical LVPECL Differential Output Trace, 625 MHz











Figure 26. CMOS Single-Ended, Peak-to-Peak Output Swing vs. Frequency, for Loads of 0.5 pF, 5.2 pF, and 10.5 pF, Measured with a Tektronix P7313 Active Probe



Figure 27. LVPECL Differential, Peak-to-Peak Output Swing vs. Frequency



Figure 28. LVDS Differential, Peak-to-Peak Output Swing vs. Frequency

### <span id="page-23-0"></span>**TYPICAL SPREAD SPECTRUM PERFORMANCE CHARACTERISTICS**



Figure 29. Typical Spread Spectrum Frequency Modulation Profile OUT2,  $Nb = 96$ , FRAC = 0, MOD = 1000, CkDiv = 7, NumSteps = 59, FracStep = -8,  $f_{OUT}$  = 100 MHz with -0.5% Downspread at 30.2 kHz, MAX\_BW set to 0



Figure 30. Typical Nonspread and Spread Spectrum Power Spectra, OUT2,  $Nb = 96$ , FRAC = 0, MOD = 1000, CkDiv = 7, NumSteps = 59, FracStep =  $-8$ ,  $f_{OUT}$  = 100 MHz with -0.5% Downspread at 30.2 kHz, MAX\_BW set to 0, First Harmonic Shown, Spectrum Analyzer Resolution Bandwidth =10 kHz, Maximum Hold On



Figure 31. Typical Nonspread and Spread Spectrum Power Spectra, OUT2,  $N\ddot{b} = 96$ , FRAC = 0, MOD = 1000, CkDiv = 7, NumSteps = 59, FracStep = -8,  $f_{OUT}$  = 100 MHz with -0.5% Downspread at 30.2 kHz, MAX\_BW set to 0, Seventh Harmonic Shown, Spectrum Analyzer Resolution Bandwidth = 120 kHz, Maximum Hold On

# <span id="page-24-0"></span>**TERMINOLOGY**

### **Phase Jitter and Phase Noise**

An ideal sine wave can be thought of as having a continuous and even progression of phase with time from 0° to 360° for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time, which is called phase jitter. Although many causes can contribute to phase jitter, one major cause is random noise, which is characterized statistically as being Gaussian (normal) in distribution.

This phase jitter leads to a spreading out of the energy of the sine wave in the frequency domain, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are dBc/Hz at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in dB) of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.

It is meaningful to integrate the total power contained within some interval of offset frequencies (for example, 12 kHz to 20 MHz). This is called the integrated phase noise over that frequency offset interval and can be readily related to the time jitter due to the phase noise within that offset frequency interval.

Phase noise has a detrimental effect on error rate performance by increasing eye closure at the transmitter output and reducing the jitter tolerance/sensitivity of the receiver.

### **Time Jitter**

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as time jitter. When observing a sine wave, the time of successive zero crossings vary. In a square wave, the time jitter is seen as a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Because these variations are random in nature, the time jitter is specified in units of seconds root mean square (rms) or 1 sigma of the Gaussian distribution.

### **Additive Phase Noise**

It is the amount of phase noise that is attributable to the device or subsystem being measured. The phase noise of any external oscillators or clock sources has been subtracted. This makes it possible to predict the degree to which the device affects the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contributes its own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise.

### **Additive Time Jitter**

It is the amount of time jitter that is attributable to the device or subsystem being measured. The time jitter of any external oscillators or clock sources has been subtracted. This makes it possible to predict the degree to which the device will affect the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contributes its own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.

### **Random Jitter Measurement**

On th[e AD9577,](http://www.analog.com/AD9577?docAD9577.pdf) the rms jitter measurements are made by integrating the phase noise, with spurs disabled. There are two reasons for this. First, because the part is highly configurable, any measured spurs are a function of the current programmed state of the device. For example, there may be a small reference spur at the PFD frequency present on the output spectrum. If the PFD operates at 19.44 MHz (which is common for telecommunications applications), the resulting jitter falls within the normal 12 kHz to 20 MHz integration bandwidth. When the PFD operates above 20 MHz, the deterministic jitter is not included in the measurement. As another example, for PLL2, the value of the chosen FRAC and MOD values affects the amplitude and location of a spur, and therefore, it is not possible to configure the PLL to provide a general measurement that includes spurs.

The second, and more significant reason, is due to the statistical nature of spurious components. The jitter performance information of the clock generator is required so that a jitter budget for the complete communications channel can be established. By knowing the jitter characteristics at the ultimate receiver, the data bit error rate (BER) can be estimated to ensure robust data transfer. The received jitter characteristic consists of random jitter (RJ), due to random perturbations such as thermal noise, and deterministic jitter (DJ), due to deterministic perturbations such as crosstalk spurs. To make an estimate of the BER, the total jitter peak-to-peak (TJ p-p) value must be known. It is the total jitter value that determines the amount of eye closure at the receiver and, consequently, the bit error rate. The TJ p-p value is specified for a given number of clock edges. For example, in networking applications, the TJ is specified for 1<sup>12</sup> clock edges. The equation for the total jitter peak-to-peak is

$$
TJ p - p = DJ p - p + 2 \times Q \times RJ \, rms \tag{1}
$$

where the Q factor represents the ratio of the expected peak deviation to the standard deviation in a Gaussian process for a given population (of edge crossings). For  $1^{12}$  clock edges, Q is 7.03; therefore, for networking applications, the total jitter peakto-peak is estimated by

$$
TJ p - p = DJ p - p + 14.06 \times RJ \, rms \tag{2}
$$

Therefore, to accurately estimate the TJ p-p, separate measurements of the rms value of the random jitter (RJ rms) and the peak-to-peak value of the deterministic jitter (DJ p-p) must be taken. To measure the RJ rms of the clock signal, integrate the clock phase noise over the desired bandwidth, with spurs disabled (that is, removed) from the measurement. If the DJ spurs were included in the measurement, the DJ contribution would also be multiplied by 14.06 in Equation 2, leading to a grossly pessimistic estimate of the total jitter. This is why it is important to measure the integrated jitter with spurs

disabled. Due to the 14.06 factor in Equation 2, the spurious DJ components on the clock output only have a small impact on the TJ p-p measurement and, consequently, the system BER performance. Therefore, it is clear that the DJ component (that is, the spur) should not be added to the rms value of the random jitter directly. However, if the phase noise jitter measurement was preformed with spurs enabled, this is exactly what the measurement would be reporting. For more background information, see Fibre Channel, Methodologies for Jitter and Signal Quality Specification-MJSQ, Rev. 14, June 9, 2004.

# <span id="page-26-0"></span>DETAILED BLOCK DIAGRAM



<span id="page-26-1"></span>Figure 32. Detailed Block Diagram

## <span id="page-27-0"></span>**EXAMPLE APPLICATION**



Achievable application frequencies include (but are not limited to) those listed in [Table 16.](#page-27-1) 

<span id="page-27-1"></span>



# <span id="page-28-2"></span><span id="page-28-0"></span>FUNCTIONAL DESCRIPTION

On th[e AD9577,](http://www.analog.com/AD9577?docAD9577.pdf) parameters can be programmed over an I<sup>2</sup>C bus to provide custom output frequencies, output formats, and feature selections. However, this programming must be repeated after every power cycle of the part.

The [AD9577](http://www.analog.com/AD9577?docAD9577.pdf) contains two PLLs, PLL1 and PLL2, used for independent clock frequency generation, as shown in [Figure 32.](#page-26-1)  A shared crystal oscillator and reference clock input cell drive both PLLs. The reference clock of the PLLs can be selected as either the crystal oscillator output or the reference input clock. A reference divider precedes each PLL. When the crystal oscillator input is selected, these dividers must be set to divide by 1. When the reference input is selected, these dividers can be set to divide by 1 or divide by 2, provided that the resulting input frequency to the PLLs is within the permitted 19.44 MHz to 27 MHz range. Both reference dividers are set to divide by the same value. Each PLL drives two output channels, producing four output ports in total for the IC. Each output channel consists of a VCO divider block, followed by an output divider block. The output divider blocks each drive with an output buffer port. Each output buffer port can be configured as a differential LVDS output, a differential LVPECL output, or two LVCMOS outputs. Additionally, a CMOS-buffered version reference clock frequency is available.

The upper PLL i[n Figure 32,](#page-26-1) PLL1, is an integer-N PLL. By setting the feedback divider value (Na), the VCO output frequency can tuned over the 2.15 GHz to 2.55 GHz range to integer multiples of the PFD input frequency. By setting each of the VCO divider (V0 and V1) and output divider (D0 and D1) values, the VCO frequency can be divided down to the required output frequency, independently, for each of the output ports, OUT0 and OUT1. The loop filter required for this PLL is integrated on chip.

The lower PLL in [Figure 32,](#page-26-1) PLL2, is a fractional-N PLL. This PLL can optionally operate as an integer-N PLL for optimum jitter performance. By setting the feedback divider value (Nb) and the Σ-Δ modulator fractional (FRAC) and modulus (MOD) values, the VCO output frequency can tune over the 2.15 GHz to 2.55 GHz range. The VCO frequency is a fractional multiple of the PFD input frequency. In this way, the VCO frequency can tune to obtain frequencies that are not constrained to integer multiples of the PFD frequency. By setting each of the VCO divider (V2 and V3) and output divider (D2 and D3) values, the VCO frequency can be divided down to the required output frequency, independently, for each of the output ports, OUT2 and OUT3. The loop filters required for this PLL are integrated on chip.

The PLL2 can operate to modulate the output frequency between its nominal value and a value that is up to −0.5% lower. This provides spread spectrum modulation up to −0.5% downspread. Spread spectrum frequency modulation can reduce the peak power output of the clock source and any circuitry that it drives and lead to reduced EMI emissions. In th[e AD9577,](http://www.analog.com/AD9577?docAD9577.pdf) the frequency modulation profile is triangular. The modulation frequency and modulation range parameters are all programmable.

Both PLLs can be programmed to generate a second independent frequency map under the control of the MARGIN pin. This feature can be used to test the frequency robustness of a system.

### <span id="page-28-1"></span>**REFERENCE INPUT AND REFERENCE DIVIDERS**

The reference input section is shown in [Figure 34.](#page-28-2) When the REFSEL pin is pulled high, the crystal oscillator circuit is enabled. The crystal oscillator circuit needs an external crystal cut to resonate in fundamental mode in the 19.44 MHz to 27 MHz range, with 25 MHz being used in most networking applications. The total load capacitance presented to the crystal should add up to 14 pF. In the example shown i[n Figure 34, p](#page-28-2)arasitic trace capacitance of 1.5 pF and a[n AD9577](http://www.analog.com/AD9577?docAD9577.pdf) input pin capacitance of 1.5 pF are assumed, with the series combination of the two 22 pF capacitances providing an additional 11 pF. When the REFSEL pin is pulled low, the crystal oscillator powers down, and the REFCLK pin must provide a good quality reference clock instead. Either a dc-coupled LVCMOS level signal or an ac-coupled square wave can drive this single-ended input, provided that an external potential divider is used to bias the input at  $V_s/2$ .

The output of the crystal oscillator and reference input circuitry is routed to a reference divider circuit to further divide down the reference input frequency to the PLLs by 1 or 2. When the crystal oscillator circuit is used, the dividers must be set to divide by 1. The input frequency to the PLLs must be in the 19.44 MHz to 27 MHz range. The divide ratio is set to 1 by programming the value of R, Register G0[1], to 0. The divide ratio is set to 2 by programming the value of R to 1.



Figure 34. Reference Input Section and Reference Dividers

**Table 17. REFSEL (Pin 9) Definition**

<b>REFSEL</b>	<b>Reference Source</b>	
	<b>REFCLK</b> input	
	Crystal oscillator	

### **Table 18. Reference Divider Setting**



### <span id="page-29-0"></span>**OUTPUT CHANNEL DIVIDERS**

Between each VCO and its associated chip outputs, there are two divider stages: a VCO divider that has a divide ratio between 2 and 6 and an output divider that can be set to divide between 1 and 32. This cascade of dividers allows a minimum output channel divide ratio of 2 and a maximum of 192. With VCO frequencies ranging between 2.15 GHz and 2.55 GHz, the part can be programmed to spot frequencies over a continuous frequency range of from 11.2 MHz to 200 MHz, and it can be programmed to spot frequencies over a continuous frequency range of 200 MHz and 637.5 MHz, with only a few small gaps.





<sup>1</sup> Set to 00000 for divide by 32.

Asserting the SyncCh01 or SyncCh23 bits (Register ADV2[0] or Register BDV2[0]) allows each PLL output channel to use a common VCO divider. This feature allows the OUT0/OUT1 and OUT2/OUT3 output ports to have minimal skew when their relative output channel divide ratio is an integer multiple. Duty-cycle correction circuitry ensures that the output duty cycle remains at 50%.



Figure 35. Output Channel Divider Signal Path

### <span id="page-29-1"></span>**OUTPUTS**

Each output port can be individually configured as either differential LVPECL, differential LVDS, or two single-ended LVCMOS clock outputs. The simplified equivalent circuit of the LVDS outputs is shown i[n Figure 36.](#page-29-2)



Figure 36. LVDS Outputs Simplified Equivalent Circuit

<span id="page-29-2"></span>The simplified equivalent circuit of the LVPECL outputs is shown in [Figure 37.](#page-29-3) 



Figure 37. LVPECL Outputs Simplified Equivalent Circuit

<span id="page-29-3"></span>Output channels (consisting of a VCO divider, output divider, and an output buffer) can be individually powered down to save power. Setting PDCH1 (Register BP0[1]) and PDCH3 (Register DR1[7]) powers down the respective channel. Setting PDCH0 (Register BP0[0]) powers down both Channel 0 and Channel 1. Setting PDCH2 (Register DR1[6]) powers down both Channel 2 and Channel 3.

Output buffer combinations of LVDS, LVPECL, and CMOS can be selected by setting DR1[5:0] as is shown i[n Table 20](#page-29-4) and [Table 21.](#page-30-2)

<span id="page-29-4"></span>**Table 20. PLL1 Output Driver Format Control Bits, Register DR1[2:0]** 



<sup>1</sup> This indicates that the CMOS outputs are in phase; otherwise, they are in antiphase.

Register $DR1[5:3]$				
<b>FORMAT2 (PLL2)</b> Register DR1[5:3]	OUT3P/OUT3N	OUT2P/OUT2N		
000	<b>LVPECL</b>	<b>LVPECL</b>		
001	<b>LVDS</b>	<b>LVDS</b>		
010	$2 \times$ CMOS	<b>LVPECL</b>		
011	$2 \times CMOS$	$2 \times CMOS$		
100	$2 \times CMOS$	<b>LVDS</b>		
101	<b>LVPECL</b>	<b>LVDS</b>		
110	<b>LVPECL</b>	$2 \times$ CMOS		
111 <sup>1</sup>	$2 \times$ CMOS	$2 \times$ CMOS		

<span id="page-30-2"></span>**Table 21.PLL2 Output Driver Format Control Bits,** 

<sup>1</sup> This indicates that the CMOS outputs are in phase; otherwise, they are in antiphase.

LVDS uses a current mode output stage. The normal value (default) for this current is 3.5 mA, which yields a 350 mV output swing across a 100 Ω resistor. The LVDS outputs meet or exceed all ANSI/TIA/EIA-644 specifications. The LVDS output buffer should be terminated with a 100  $\Omega$  differential resistor between the receiver input ports (se[e Figure 38\)](#page-30-3). A recommended termination circuit for the LVDS outputs is shown in [Figure 38.](#page-30-3) 



Figure 38. LVDS Output Termination

<span id="page-30-3"></span>See the [AN-586 Application Note,](http://www.analog.com/AN-586?doc=AD9577.pdf) LVDS Outputs for High Speed A/D Converters, for more information about LVDS.

In a dc-coupled application, the LVPECL output buffer must be terminated via a pair of 50 Ω resistors to a voltage of V $_{\text{CC}}$  – 2 V. This can be implemented by using potential dividers of 127  $\Omega$ and 83  $\Omega$  between the supplies, as shown in Figure 39.



Figure 39. LVPECL DC-Coupled Termination

<span id="page-30-4"></span>An alternative LVPECL termination scheme for dc-coupled applications is shown [Figure 40.](#page-30-5) 



<span id="page-30-5"></span>Figure 40. LVPECL DC-Coupled Y-Termination

In ac-coupled applications, the LVPECL output stage needs a pair of 200  $\Omega$  pull-down resistors to GND to provide a dc path for the output stage emitter followers (se[e Figure 41\)](#page-30-6). The receiver must provide an additional 50 Ω single-ended input termination.



## <span id="page-30-6"></span><span id="page-30-0"></span>**REFERENCE OUTPUT BUFFER**

A CMOS buffered copy of the reference input circuit signal is available at the REFOUT pin. This buffer can be optionally powered down by setting Register DR2[0], PDRefOut to Logic 0.

### <span id="page-30-1"></span>**PLL1 INTEGER-N PLL**

The upper PLL i[n Figure 32,](#page-26-1) PLL1, is an integer-N PLL with a loop bandwidth of 140 kHz. The input frequency to the PLL from the reference circuit is fPFD. The VCO frequency, fvco1, is programmed by setting the value for Na, according to

$$
f_{VCOI} = f_{PFD} \times Na \tag{3}
$$

where Na is programmable in the 80 to 131 range. The VCO output frequency can tune over the 2.15 GHz to 2.55 GHz range to integer multiples of the PFD input frequency only.

By setting each of the VCO divider (V0 and V1) and output divider (D0 and D1) values, the VCO frequency can be divided down to the required output frequency, independently, for each of the output ports, OUT0 and OUT1. The  $f_{\text{OUT0}}$  frequency presented to OUT0 can be set according to

$$
f_{OUT0} = f_{PFD} \times \frac{Na}{VO \times DO} \tag{4}
$$

The frequency fouri presented to OUT1 can be set according to

$$
f_{OUT1} = f_{PFD} \times \frac{Na}{V1 \times D1}
$$
 (5)

The loop filters required for this PLL are integrated on chip.

### <span id="page-31-0"></span>**PLL1 PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP**

The PFD determines the phase difference error between the reference divider output and the feedback divider output clock edges. The outputs of this circuit are pulse-width modulated up and down signal pulses. These pulses drive the charge pump circuit. The amount of charge delivered from the charge pump to the loop filter is determined by the instantaneous phase error. The action of the closed loop is to drive the frequency and phase error at the input of the PFD toward zero. [Figure 42](#page-31-5) shows a block diagram of the PFD/CP circuitry.



Figure 42. PFD Circuit Showing Simplified Charge Pump

### <span id="page-31-5"></span><span id="page-31-1"></span>**PLL1 VCO**

PLL1 incorporates a low phase noise LC-tank VCO. This VCO has 32 frequency bands spanning from 2.15 GHz to 2.55 GHz. At power-up, a VCO calibration cycle begins and the correct band is selected based on the feedback divider setting (Na). Whenever a new feedback divider setting is called for, the VCO calibration process must run by writing 1 followed by 0 to the NewAcq bit, Register X0[0].

### <span id="page-31-2"></span>**PLL1 FEEDBACK DIVIDER**

The feedback divider ratio, Na, is used to set the PLL1 VCO frequency according to Equation 3. Note that the Na value is set by adding the offset value of 80 to the value programmed to Register AF0[5:0], where 80 is the minimum divider Na value. The maximum Na value is 131. For example, to set Na to 85, the AF0[5:0] register is set to 5.

### <span id="page-31-3"></span>**SETTING THE OUTPUT FREQUENCY OF PLL1**

For example, set the output frequency  $(f_{\text{OUT0}})$  on Port 0 to 156.25 MHz, the output frequency ( $f_{\text{OUT1}}$ ) on Port 1 to 100 MHz, and both the reference frequency  $(f_{REF})$  and the PFD frequency  $(f_{\text{PPD}})$  to 25 MHz.

The frequency fouto presented to OUT0 can be set according to Equation 4.

The frequency fouri presented to OUT1 can be set according to Equation 5.

To determine if both 156.25 MHz and 100 MHz can be derived from a common  $f_{VCO1}$  frequency in the 2.15 GHz to 2.55 GHz range, use the lowest common multiple (LCM) of 156.25 MHz and 100 MHz to determine the lowest VCO frequency that can be divided down to provide both of these frequencies.

$$
LCM(156.25 \text{ MHz}, 100 \text{ MHz}) = 2.5 \text{ GHz} \tag{6}
$$

Therefore, set the VCO frequency to 2.5 GHz. With  $f_{\text{PFD}} =$ 25 MHz, from Equation 3, Na must be set to 100.

For 156.25 MHz on Port 0, set

$$
V0 \times D0 = 16 \tag{7}
$$

This can be achieved by setting V0 to 4 and D0 to 4. For 100 MHz on Port 1, set

$$
VI \times DI = 25 \tag{8}
$$

This can be achieved by setting V1 to 5 and D1 to 5. With a reference frequency of 25 MHz, the reference divider value, R, must be set to 1 by setting Register G0[1] to 0[. Table 22](#page-31-6) summarizes the register settings for this configuration.

<span id="page-31-6"></span>



### <span id="page-31-4"></span>**PLL2 INTEGER/FRACTIONAL-N PLL**

The lower PLL in [Figure 32,](#page-26-1) PLL2, is a fractional-N PLL. The input frequency to the PLL from the reference circuit is fPFD. The VCO frequency, f<sub>VCO2</sub>, is programmed by setting the values for Nb, FRAC, and MOD according to

$$
f_{VCO2} = f_{PFD} \times (Nb + \frac{FRAC}{MOD})
$$
\n(9)

where Nb is programmable in the 80 to 131 range. To provide the greatest flexibility and accuracy, both the FRAC and MOD values can be programmed to a resolution of 12 bits, where FRAC < MOD. The VCO output frequency can tune over the 2.15 GHz to 2.55 GHz range to fractional multiples of the PFD input frequency.

By setting each of the VCO divider (V2 and V3) and output divider (D2 and D3) values, the VCO frequency can be divided down to the required output frequency, independently, for each of the output ports, OUT2 and OUT3. The four2frequency presented to OUT2 can be set according to

$$
f_{OUT2} = f_{PFD} \times \frac{(Nb + \frac{FRAC}{MOD})}{V2 \times D2}
$$
\n(10)

The f<sub>OUT3</sub> frequency presented to OUT3 can be set according to

$$
f_{OUT3} = f_{PFD} \times \frac{(Nb + \frac{FRAC}{MOD})}{V3 \times D3}
$$
\n(11)

The loop filters required for this PLL are integrated on chip.

By setting the FRAC value to 0, powering down the SDM by setting Register ABF0[4] to 1, and turning the bleed current off by setting Register BP0[2] = 0, PLL2 can operate as an integer-N PLL. Equation 10 and Equation 11 are still used to set the output frequencies for f<sub>OUT2</sub> and f<sub>OUT3</sub>. Operation in this mode provides improved performance in terms of phase noise, spurs, and jitter.

### <span id="page-32-0"></span>**PLL2 PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP**

The PLL2 PFD and charge pump is the same as that described in the [PLL1 Phase Frequency Detector \(PFD\) and Charge Pump](#page-31-0) section. When operating in fractional-N mode, a charge pump bleed current should be enabled to linearize the PLL transfer function and, therefore, to minimize spurs due to the operation of the Σ-Δ modulator. Bleed is enabled by setting Register BP0[2].

# <span id="page-32-1"></span>**PLL2 LOOP BANDWIDTH**

The normal PLL loop bandwidth is 50 kHz. When the SSCG input pin is asserted, the loop bandwidth switches from 50 kHz to 125 kHz, which prevents the triangle-wave modulation waveform from being overly filtered by the PLL. When the MAX\_BW input pin is set high, it forces the PLL bandwidth to be 250 kHz instead of 125 kHz.

# <span id="page-32-2"></span>**PLL2 VCO**

PLL2 incorporates a low phase noise LC-tank VCO. This VCO has 32 frequency bands spanning from 2.15 GHz to 2.55 GHz. At power-up, a VCO calibration cycle begins and the correct band is selected based on the feedback divider setting (Nb). Whenever a new feedback divider setting is called for, the VCO calibration process must run by writing 1 followed by 0 to the NewAcq bit, Register X0[0].

# <span id="page-32-3"></span>**PLL2 FEEDBACK DIVIDER**

The Nb feedback divider ratio is used to set the PLL2 VCO frequency according to Equation 9. Note that the Nb value is set by adding the decimal value programmed to Register BF3[5:0] to a decimal value of 80, where the minimum divider Nb value is 80. The maximum Nb value is 131. For example, to set Nb to 85, Register BF3[5:0] is set to 5.

# <span id="page-32-4"></span>**PLL2 Σ-∆ MODULATOR**

When operating in fractional-N mode only, PLL2 uses a thirdorder, multistage noise shaping (MASH) Σ-Δ modulator (SDM) to adjust the feedback divider ratio. The programmed Nb value can be adjusted over the −4 to +3 range on every rising clock edge from the feedback divider output (typically 25 MHz for networking applications). In this way, the average feedback divide ratio is adjusted to be a noninteger value, allowing for a VCO frequency that is a fractional multiple of the PFD frequency to be

synthesized. By setting the FRAC and MOD values of the SDM, the PLL2 VCO frequency can be set according to Equation 9. The SDM must be turned on by setting PD\_SDM to 0, Register ABF0[4].

### **12-Bit Programmable Modulus (MOD) and Fractional (FRAC) Values**

Unlike most other fractional-N PLLs, th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) allows users to program the modulus over a 12-bit range, which means they can set up the part in many different configurations. It also usually means that, in most applications, it is possible to design the PLL to achieve the desired output frequency multiplication with 0 ppm frequency error. The MOD value is set by setting Register BF1[3:0] and Register BF2[7:0]. The FRAC value is set by setting Register BF0[7:0] and Register BF1[7:4].

### **Bleed Current**

When the SDM is operational (Register ABF0[4] set to 0), bleed current should be enabled (Register BP0[2] set to 1), which increases the in-band phase noise but reduces the fractional spur amplitudes. All fractional-N jitter data is reported with bleed = 1. If bleed  $= 0$  in fractional-N mode, the rms jitter decreases significantly; however, the fractional spur amplitudes increase. When PLL2 operates in integer-N mode, the bleed current should be disabled to improve the PLLs in-band phase noise.

## <span id="page-32-5"></span>**SPUR MECHANISMS**

This section describes the three different spur mechanisms that arise with a fractional-N PLL: fractional spurs, integer boundary spurs, and reference spurs.

### **Fractional Spurs**

The fractional interpolator in th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) is a third-order SDM with a modulus that is programmable to any integer value from 50 to 4095. The SDM is clocked at the PFD reference rate (fPFD) that allows PLL output frequencies to be synthesized at a channel step resolution of f<sub>PFD</sub>/MOD. The quantization noise from the  $\Sigma$ - $\Delta$ modulator appears as fractional spurs. The interval between spurs is  $f_{\text{PFD}}/L$ , where L is the repeat length of the code sequence in the digital Σ-Δ modulator. For the third-order modulator used in the [AD9577,](http://www.analog.com/AD9577?docAD9577.pdf) the repeat length depends on the value of MOD, as listed i[n Table 23.](#page-32-6)

### <span id="page-32-6"></span>**Table 23. Fractional Spur Frequencies**



### **Integer Boundary Spurs**

Another mechanism for fractional spur creation is the interactions between the RF VCO frequency and the reference frequency. When these frequencies are not integer related (the point of a fractional-N synthesizer), spur sidebands appear on the VCO output spectrum at an offset frequency that corresponds to the beat note or difference frequency, between an integer multiple of the reference and the VCO frequency. These spurs are attenuated by the loop filter and are more noticeable on channels close to integer multiples of the reference where the difference frequency can be inside the loop bandwidth; therefore, the name integer boundary spurs.

### **Reference Spurs**

Reference spurs occur for both integer-N and fractional-N operation. Reference spurs are generally not a problem in fractional-N synthesizers because the reference offset is far outside the loop bandwidth. However, any reference feedthrough mechanism that bypasses the loop may cause a problem. Feedthrough of low levels of on-chip reference switching noise, through the reference input or output pins back to the VCO, can result in noticeable reference spur levels. In addition, coupling of the reference frequency to the output clocks can result in beat note spurs. PCB layout needs to ensure adequate isolation between VCO/LDO supplies, the output traces, and the input or output reference to avoid a possible feedthrough path on the board. If the reference output clock (REFCLK) is not required, it should be powered down to minimize potential board coupling. The SDM digital circuitry is clocked by the reference clock. The SDM is enabled when PLL2 is in fractional-N mode. When PLL2 is in fractional-N mode, the switching noise at the reference frequency may result in increased spurs levels at the outputs.

### <span id="page-33-0"></span>**OPTIMIZING PLL PERFORMANCE**

Because th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) can be configured in many ways, some guidelines should be followed to ensure that the high performance is maintained. For both PLLs, there can be a small advantage in choosing a lower VCO frequency because the VCO phase noise tends to be slightly better at lower frequencies. Both VCOs should not operate at the same frequency because this degrades jitter performance. The two VCO frequencies should differ by at least 2 MHz. The following guidelines apply to PLL2 operating in fractional-N mode only. If possible, denominators that have factors of 2, 3, or 6 should be avoided because they can produce slightly higher subfractional spur components. Avoid low and high fractions (that is, FRAC/MOD close to 1/MOD or (MOD − 1)/ MOD) because these are more susceptible to larger fractional spur components and integer boundary spurs. Avoid creating a low valued beat frequency between the output frequency and the PFD frequency to minimize the risk of low offset beat frequency spurs. For example, setting  $f_{\text{PFD}} = 25 \text{ MHz}$ , and  $f_{\text{OUT}} = 100.01 \text{ MHz}$ can create an output spur at 10 kHz offset to 100.01 MHz, depending on board layout. Choosing a smaller MOD value results in fractional spurs that are at a higher frequency and, consequently, are better filtered by the PLL loop filter bandwidth of 50 kHz.

# <span id="page-33-1"></span>**SETTING THE OUTPUT FREQUENCY OF PLL2**

For example, to set the output frequency (four2) on Port 2 to 155.52 MHz and the output frequency  $(f_{\text{OUT3}})$  on Port 3 to 38.88 MHz using a reference frequency (fREF) and PFD frequency ( $f_{\text{PPD}}$ ) of 25 MHz, do the following.

The frequency f<sub>OUT2</sub> presented to OUT2 can be set according to Equation 10.

The frequency fours presented to OUT3 can be set according to Equation 11.

In this case, both 155.52 MHz and 38.88 MHz can be derived from the same VCO frequency because they are related by a factor of 4.

The next step is to determine what the required values of  $f_{VCO2}$ , V2, and D2 are to divide down to 155.52 MHz[. Table 24 s](#page-33-2)hows the available options.

<span id="page-33-2"></span>Table 24. Suitable Values of  $f_{VCO2}$  and V2 × D2, to Achieve **fOUT2 = 155.52 MHz**

$f_{\text{OUT2}}$ (MHz)	$V2 \times D2$	$fVCO2$ (GHz)
155.52	14	2.17728
155.52	15	2.3328
155.52	16	2.48832

Choose a f<sub>VCO2</sub> value of 2.48832 GHz. Next, determine that the multiplication ratio (Nb + FRAC/MOD) required to multiply a f<sub>PFD</sub> of 25 MHz up to 2.48832 GHz is 99.5328. Therefore, Nb must be set to 99 and (FRAC/MOD) =  $0.5328$ . To convert 0.5328 to a fraction, 0.5328 can be the same as 5328/10000. This fraction can then be reduced to the lowest terms by dividing both the numerator and denominator by 16, where 16 is the greatest common divisor (GCD) of the 5328 and 10,000. This results in a solution for FRAC/MOD = 333/625.

For 155.52 MHz on Port 2, set  $V2 \times D2 = 16$ . This can be achieved by setting V2 to 4 and D2 to 4. For 38.88 MHz on Port 3, set V3  $\times$  D3 = 64. This can be achieved by setting V3 to 4 and D3 to 16. With a reference frequency of 25 MHz, the reference divider value, R, must be set to 1 by setting Register G0[1] to 0. Because both channels use VCO divide values of 4on V2 and V3, SyncCh23, Register BDV2[0], can be set to 1 to ensure that the clock edges on Port 2 and Port 3 are synchronized. [Table 25](#page-33-3) summarizes the register setting for this configuration.

<span id="page-33-3"></span>



## <span id="page-34-0"></span>**MARGINING**

By asserting the MARGIN pin, a second full frequency map can be applied to the output ports. The values for the Na, V0, D0, V1, and D1 parameters, and the Nb, FRAC, MOD, V2, D2, V3, D3 parameters must be programmed over the I<sup>2</sup>C, although default values exist. There are some limitations: the output buffer signal formats cannot be changed, and the PLL2 fractional-N settings, such as power-down of the SDM, and bleed settings cannot be changed. The margining feature can be used to set higher than nominal frequencies on each of the ports to test system robustness.

When the MARGIN pin signal level is changed, a new frequency acquisition is performed.

### <span id="page-34-1"></span>**SPREAD SPECTRUM CLOCK GENERATION (SSCG)**

By asserting the SSCG (spread spectrum clock generator) pin, PLL2 operates in spread spectrum mode, and the output frequency modulates with a triangular profile. As the clock signal energy spreads out over a range of frequencies, it reduces the peak power at any one frequency when observed with a spectrum analyzer through a resolution bandwidth filter. This result improves the radiated emissions from the part and from the devices that receive its clock.

The triangular-wave modulation is implemented by controlling the divide ratio of the feedback divider. This is achieved by ramping the fractional word to the SDM. [Figure 43](#page-34-2) shows an example implementation. The PFD frequency, f<sub>PFD</sub>, is 25 MHz. The starting VCO frequency,  $f_{VCO}$ , is 25 MHz  $\times$  (99 + 3072/4096), giving 2.49375 GHz. By continuously ramping the FRAC word down and up, this frequency is periodically reduced to 25 MHz ×  $(99 + 1029/4096) = 2.481281$  GHz. This results in a triangular frequency modulation profile, with a peak downspread (that is, peak percentage frequency reduction) of −0.5%. By controlling the step size, number of steps, and the step rate, the modulation frequency is adjusted.



<span id="page-34-2"></span>Modulation,  $f_{\text{PFD}} = 25 \text{ MHz}$ 

### **Basic Spread Spectrum Programming**

The SSCG is highly programmable; however, most applications require that the frequency modulation rate be between 30 kHz and 33 kHz and that the peak frequency deviation be −0.5% downspread. Th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) supports downspread only, with a maximum deviation of −0.5%.

The key parameters (which are not themselves registers) that define the frequency modulation profile include the following:

- f<sub>MOD</sub>, which is the frequency of the modulation waveform.
- FracRange, which determines the peak frequency deviation by setting the maximum change in the FRAC value from the nominal.

The following equations determine the value of these parameters:

 $FracRange = FracStep \times NumSteps$  (12)

$$
f_{MOD} = \frac{f_{PFD}}{2 \times NumSteps \times CkDiv} \tag{13}
$$

where the following are programmable registers:

- NumSteps is the number of fractional word steps in half the triwave period.
- FracStep is the value of the fractional word increment/ decrement, while traversing the tri-wave.
- CkDiv is the integer value by which the reference clock frequency is divided to determine the update rate of the triangular-wave generator, that is, the step update rate.
- $f_{\text{PFD}}$  is the PFD frequency.

[Table 26](#page-35-0) shows the relevant register names and programmable ranges.

<span id="page-35-0"></span>



Because the register values need to be expressed as integers, there are no guaranteed exact solutions; therefore, some approximations and trade-offs must be made. The fact that neither FracRange nor f<sub>MOD</sub> needs to be exact is exploited. Note that the SSCG pin must be toggled every time the SSCG parameters are adjusted for the changes to take effect.

### **Worked Example: Programming for**  $f_{MOD} = 31.25$  **kHz, Downspread = −0.5%, f**<sub>PFD</sub> = 25 MHz

Assume  $Nb = 100$ ,  $MOD = 625$ , and  $FRAC = 198$ . In addition, a large number of frequency steps are desired to cover −0.5%. The objective is to find values for FracStep, NumSteps, and CkDiv that result in the required frequency modulation profile.

The total feedback divider ratio is

$$
N_{TOT} = Nb + \frac{FRAC}{MOD} = 100 + 198/625 = 62,698/625
$$

FracRange is set to −0.5% of 62,698, which results in an ideal value of −313.5.

By rearranging Equation 12 and Equation 13, it results in

$$
FracStep = CkDiv \times \left(\frac{2 \times FracRange \times f_{MOD}}{f_{PFD}}\right) \tag{14}
$$

Putting in the values for FracRange, f<sub>MOD</sub>, and fPFD from the previous information, the following results:

$$
FracStep = CkDiv \times (-0.78375)
$$
 (15)

An approximate solution must be found to Equation 15 that produces an integer value for CkDiv, which gives a value that is very close to an integer for FracStep. In this case, considering CkDiv values in the range of 2 to 10 gives the FracStep values shown in [Table 27.](#page-35-1) 

<span id="page-35-1"></span>

Both CkDiv and NumSteps must be integers. To minimize error, CkDiv = 9 and FracStep = −7 was chosen. With a target for FracRange = −313.5, Equation 12 is used to find the ideal value of NumSteps = 44.79, which is rounded to 45. From Equation 12, the actual used value for FracRange is

 $FracRange = -7 \times 45 = -315$ 

The accuracy of this solution needs to be verified. Putting the derived values into Equation 13 gives

$$
f_{MOD} = \frac{f_{PFD}}{2 \times NumSteps \times C kDiv} = \frac{25 \text{ MHz}}{2 \times 45 \times 9} = 30.86 \text{ kHz}
$$

In addition, the percentage frequency deviation is obtained as

FrequencyDeviation = 
$$
\frac{100 \times FracRange}{MOD \times N_{TOT}}
$$

$$
= \frac{100 \times -315}{625 \times \frac{62698}{625}} = -0.502\%
$$

The f<sub>MOD</sub> and the percentage frequency deviation are very close to the target values. The register settings required for this example are detailed in [Table 29.](#page-36-0) 

### **SSCG Register Summary**

[Table 28](#page-35-2) summarizes the programmable registers required to set up SSCG.

<span id="page-35-2"></span>**Table 28. Register Values for SSCG** 

<b>Parameter</b>	<b>Register Names</b>	Range
<b>NumSteps</b>	BS2[7:0], BS3[7]	$+1$ to $+511$
FracStep	BS1[7:0]	$-128$ to 0
<b>CkDiv</b>	BS3[6:0]	$+2$ to $+127$
<b>FRAC</b>	BF0[7:0], BF1[7:4]	0 to $+4094$
<b>MOD</b>	BF1[3:0], BF2[7:0]	0 to $+4095$
Nb	BF3[5:0]	$0$ to $+51$

### **MAX\_BW**

The normal bandwidth of PLL2 is 50 kHz. This low bandwidth is required to filter the SDM phase noise. When SSCG is activated, the bandwidth is increased to 125 kHz. There is a trade-off in setting the PLL bandwidth between allowing the triangular-wave modulation (that is, its higher order harmonics) to pass through the PLL unattenuated and passing more SDM phase noise through to the PLL output. Bringing the MAX\_BW pin high changes the

PLL bandwidth to 250 kHz from its default value of 125 kHz during SSCG operation. Increasing the PLL bandwidth results in more SDM phase noise being passed unfiltered through to the PLL output, but more of the triangular-wave harmonics are also passed through, improving the triangular-wave accuracy.



### <span id="page-36-0"></span>**Table 29. Register Values for SSCG Example**

# <span id="page-37-0"></span>I <sup>2</sup>C INTERFACE TIMING AND INTERNAL REGISTER DESCRIPTION

<span id="page-37-4"></span><span id="page-37-3"></span><span id="page-37-2"></span>

<span id="page-37-5"></span><span id="page-37-1"></span>Figure 48. PC Port Timing Diagram

### <span id="page-38-0"></span>**Table 30. Internal Register Map**



### <span id="page-39-0"></span>**DEFAULT FREQUENCY MAP AND OUTPUT FORMATS**

The power-up operation (without  $I^2C$  programming) of the [AD9577](http://www.analog.com/AD9577?docAD9577.pdf) is represented by a default frequency map and output formats (se[e Table 31\)](#page-39-2).

<span id="page-39-2"></span>



### <span id="page-39-1"></span>**I <sup>2</sup>C INTERFACE OPERATION**

Th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) is programmed by a 2-wire, I<sup>2</sup>C-compatible serial bus driving multiple peripherals. Two inputs, serial data (SDA) and serial clock (SCL), carry information between any devices connected to the bus. Each slave device is recognized by a unique address. The slave address consists of the 7 MSBs of an 8-bit word. The 7-bit slave address of th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) is 1000000. The LSB of the word sets either a read or write operation (se[e Figure 44\)](#page-37-2). Logic 1 corresponds to a read operation, and Logic 0 corresponds to a write operation.

To control the device on the bus, do the following protocol. First, the master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCL remains high, which indicates that an address/data stream follows. All peripherals respond to the start condition and shift the next eight bits (the 7-bit address and the R/W bit). The bits are transferred from MSB to LSB. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse, which is known as the acknowledge bit. All other devices withdraw from the bus at this point and maintain an idle condition. The idle condition is where the device monitors the SDA and SCL lines waiting for the start condition and correct transmitted address. The R/W bit determines the direction of the data. Logic 0 on the LSB of the first byte means that the master writes information to the peripheral, and Logic 1 on the LSB of the first byte means that the master reads information from the peripheral.

Th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) acts as a standard slave device on the bus. The data on the SDA pin is eight bits long supporting the 7-bit addresses plus the R/W bit. The [AD9577](http://www.analog.com/AD9577?docAD9577.pdf) has 31 subaddresses to enable the user-accessible internal registers (se[e Table 30\)](#page-38-0). Therefore, it interprets the first byte as the device address and the second byte as the starting subaddress. Auto-increment mode is supported, which allows data to be read from or written to the starting subaddress and each subsequent address without manually addressing the subsequent subaddress. A data transfer is always terminated by a stop condition. The user can also access any unique subaddress

Stop and start conditions can be detected at any stage of the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. During a given SCL high period, one start condition, one stop condition, or a single stop condition followed by a single start condition should be issued. If an invalid subaddress is issued, th[e AD9577](http://www.analog.com/AD9577?docAD9577.pdf) does not issue an acknowledge and returns to the idle condition. If the highest subaddress is exceeded while reading back in auto-increment mode, the highest subaddress register contents continue to be output until the master device issues a no acknowledge, which indicates the end of a read. In a no acknowledge condition, the SDA line is not pulled low on the ninth pulse. Se[e Figure 45](#page-37-3) an[d Figure 46](#page-37-4) for sample read and write data transfers, and se[e Figure 47](#page-37-5) for a more detailed timing diagram.

register on a one-by-one basis without updating all registers.

**Table 32. I <sup>2</sup>C Programming Example Register Writes**

To overwrite any of the default register values, complete the following steps:

- 1. Enable the overwriting of registers by setting EnI2C, Register C0[1].
- 2. Only write to registers that need modification from their default value.
- 3. After all the registers have been set, a new acquisition is initiated by toggling NewAcq, Register X0[0] from low to high to low.

An example set of I<sup>2</sup>C commands follows. These enable the I<sup>2</sup>C registers and program the output frequencies of both PLLs. f<sub>PFD</sub> is 25 MHz. A leading W represents a write command.



## <span id="page-41-0"></span>**TYPICAL APPLICATION CIRCUITS**



Figure 49. Typical LVDS Application Circuit



Figure 50. Typical LVPECL Application Circuit

### <span id="page-42-0"></span>**POWER AND GROUNDING CONSIDERATIONS AND POWER SUPPLY REJECTION**

Many applications seek high speed and performance under less than ideal operating conditions. In these application circuits, the implementation and construction of the PCB is as important as the circuit design. Proper RF techniques must be used for device selection, placement, and routing, as well as for power supply bypassing and grounding to ensure optimum performance. Each power supply pin should have independent decoupling and connections to the power supply plane. It is recommended that the device exposed paddle be directly connected to the ground plane by a grid of at least nine vias. Care should be taken to ensure that the output traces cannot couple onto the reference or crystal input circuitry.

# <span id="page-43-0"></span>OUTLINE DIMENSIONS



### <span id="page-43-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

I <sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).



www.analog.com

Rev. A | Page 44 of 44