ASPM34 Series Automotive 3-Phase 1200 V 25 A IGBT Intelligent Power Module



General Description

NFVA22512NP2T is an advanced Auto IPM module providing a fully-featured, high-performance inverter output stage for hybrid and electric vehicles. These modules integrate optimized gate drive of the built-in IGBTs to minimize EMI and losses, while also providing multiple on-module protection features including under-voltage lockouts, over-current shutdown, thermal monitoring of drive IC, and fault reporting. The built-in, high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to the high-voltage, high-current drive signals required to properly drive the module's internal IGBTs. Separate negative IGBT terminals are available for each phase to support the widest variety of control algorithms.

Features

- Automotive SPM® in 34 Pin DIP Package
- AEC & AQG324 Qualified and PPAP Capable
- 1200 V 25 A 3-Phase IGBT Inverter with Integral Gate Drivers and Protection
- Low-Loss, Short-Circuit Rated IGBTs
- Very Low Thermal Resistance Using Al₂O₃ DBC Substrate
- Built-In Bootstrap Diodes and Dedicated Vs Pins Simplify PCB Layout
- Separate Open–Emitter Pins from Low–Side IGBTs for Three–Phase Current Sensing
- Single-Grounded Power Supply Supported
- Built-In NTC Thermistor for Temperature Monitoring and Management
- Adjustable Over-Current Protection via Integrated Sense-IGBTs
- Isolation Rating of 2500 Vrms / 1 min
- This is a Pb-Free Device

Applications

- Automotive High Voltage Auxiliary Motors
 - ◆ Climate E-Compressors
 - Oil / Water Pumps
 - Super / Turbo Chargers
 - Variety Fans
- Motion Control
 - Industrial Motor



ON Semiconductor®


www.onsemi.com



3D Package Drawing (Click to Activate 3D Content)

DIP34 80x33, AUTOMOTIVE MODULE CASE MODGL

MARKING DIAGRAM



XXXXXXXXXXX = Specific Device Code

ZZZ = Lot ID
AT = Assembly & Test Location

Y = Year W = Work Week

NNN = Serial Number

ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.

1

Related Resources

- AN-9075 Users Guide for 1200V SPM® 2 Series
- AN-9076 Mounting Guide for New SPM® 2 Package
- <u>AN-9079</u> Thermal Performance of 1200 V Motion SPM[®] 2 Series by Mounting Torque
- Integrated Power Functions
- Integrated Drive, Protection, and System Control Functions

Integrated Power Functions

• 1200 V - 25 A IGBT inverter for three-phase DC / AC power conversion (Please refer to Figure 1)

Integrated Drive, Protection and System Control Functions

- For inverter high-side IGBTs: gate drive circuit, high-voltage isolated high-speed level shifting control circuit Under-Voltage Lock-Out Protection (UVLO)
- For inverter low-side IGBTs: gate drive circuit, Short-Circuit Protection (SCP) control supply circuit Under-Voltage Lock-Out Protection (UVLO)
- Fault signaling: corresponding to UVLO (low-side supply) and SC faults
- Input interface: active-HIGH interface, works with 3.3 / 5 V logic, Schmitt-trigger input

PIN CONFIGURATION





Figure 1. Pin Configuration - Top View

PIN DESCRIPTION

Pin Number	Pin Name	Pin Description
1	Р	Positive DC-Link Input
2	W	Output for W Phase
3	V	Output for V Phase
4	U	Output for U Phase
5	N _W	Negative DC-Link Input for W Phase
6	N _V	Negative DC-Link Input for V Phase
7	N _U	Negative DC-Link Input for U Phase
8	R _{TH}	Series Resistor for Thermistor (Temperature Detection)
9	V _{TH}	Thermistor Bias Voltage
10	V _{DD(L)}	Low-Side Bias Voltage for IC and IGBTs Driving
11	COM _(L)	Low-Side Common Supply Ground
12	IN _(UL)	Signal Input for Low-Side U Phase
13	IN _(VL)	Signal Input for Low-Side V Phase
14	IN _(WL)	Signal Input for Low-Side W Phase
15	V _{FO}	Fault Output
16	C _{FOD}	Capacitor for Fault Output Duration Selection
17	C _{SC}	Shut Down Input for Short-Circuit Current Detection Input
18	R _{SC}	Resistor for Short-Circuit Current Detection
19	IN _(UH)	Signal Input for High-Side U Phase
20	COM _(H)	High-Side Common Supply Ground
21	V _{DD(UH)}	High-Side Bias Voltage for U Phase IC
22	V _{BD(U)}	Anode of Bootstrap Diode for U Phase High-Side Bootstrap Circuit
23	$V_{B(U)}$	High-Side Bias Voltage for U Phase IGBT Driving
24	V _{S(U)}	High-Side Bias Voltage Ground for U Phase IGBT Driving
25	IN _(VH)	Signal Input for High-Side V Phase
26	$V_{DD(VH)}$	High-Side Bias Voltage for V Phase IC
27	$V_{BD(V)}$	Anode of Bootstrap Diode for V Phase High-Side Bootstrap Circuit
28	$V_{B(V)}$	High-Side Bias Voltage for V Phase IGBT Driving
29	V _{S(V)}	High-Side Bias Voltage Ground for V Phase IGBT Driving
30	IN _(WH)	Signal Input for High-Side W Phase
31	$V_{DD(WH)}$	High-Side Bias Voltage for W Phase IC
32	$V_{BD(W)}$	Anode of Bootstrap Diode for W Phase High-Side Bootstrap Circuit
33	V _{B(W)}	High-Side Bias Voltage for W Phase IGBT Driving
34	V _{S(W)}	High-Side Bias Voltage Ground for W Phase IGBT Driving

INTERNAL EQUIVALENT CIRCUIT AND INPUT/OUTPUT PINS



NOTES:

- 1. nverter low-side is composed of three IGBTs, freewheeling diodes for each IGBT, and one control IC. It has gate drive and protection functions.
- 2. nverter power side is composed of four inverter DC-link input terminals and three inverter output terminals.
- 3. Inverter high-side is composed of three IGBTs, freewheeling diodes, and three drive ICs for each IGBT.

Figure 2. Internal Block Diagram

ABSOLUTE MAXIMUM RATINGS (Tj = 25°C unless otherwise noted)

Symbol	Rating	Conditions	Rating	Unit
NVERTER I	PART			
V _{PN}	Supply Voltage	Applied between P – N _U , N _V , N _W	900	V
V _{PN(Surge)}	Supply Voltage (Surge)	Applied between P - N _U , N _V , N _W	1000	V
V _{CES}	Collector - Emitter Voltage		1200	V
±Ι _C	Each IGBT Collector Current	$T_C = 100^{\circ}C, T_J \le 150^{\circ}C, V_{DD} \ge 15 \text{ V (Note 4)}$	25	Α
±I _{CP}	Each IGBT Collector Current (Peak)	T_C = 25°C, T_J \leq 150°C, Under 1 ms Pulse Width (Note 4)	50	Α
P _C	Collector Dissipation	T _C = 25°C per One Chip (Note 4)	154	W
TJ	Operating Junction Temperature	V _{CES} = 960 V	-40~150	°C
		V _{CES} = 1200 V	-40~125	°C
CONTROL F	PART			
V_{DD}	Control Supply Voltage	Applied between V _{DD(H)} , V _{DD(L)} – COM	20	V
V_{BS}	High-Side Control Bias Voltage	Applied between $V_{B(U)} - V_{S(U)}$, $V_{B(V)} - V_{S(V)}$, $V_{B(W)} - V_{S(W)}$	20	V
V _{IN}	Input Signal Voltage	Applied between $IN_{(UH)}$, $IN_{(VH)}$, $IN_{(WH)}$, $IN_{(UL)}$, $IN_{(UL)}$ – COM	-0.3~V _{DD} + 0.3	V
V_{FO}	Fault Output Supply Voltage	Applied between V _{FO} – COM	-0.3~V _{DD} + 0.3	V
I _{FO}	Fault Output Current	Sink Current at V _{FO} pin	2	mA
V_{SC}	Current Sensing Input Voltage	Applied between C _{SC} – COM	-0.3~V _{DD} + 0.3	V
BOOSTSTR	AP DIODE PART			
V_{RRM}	Maximum Repetitive Reverse Voltage		1200	V
I _F	Forward Current	$T_C = 25^{\circ}C, T_J \le 150^{\circ}C \text{ (Note 4)}$	1.0	Α
I _{FP}	Forward Current (Peak)	T_C = 25°C, T_J \leq 150°C, Under 1 ms Pulse Width (Note 4)	2.0	Α
TJ	Operating Junction Temperature (Note 6)		−40~150	°C
OTAL SYS	TEM			
tsc	Short Circuit Withstand Time	$V_{DD} = V_{BS} \le 16.5 \text{ V}, V_{PN} \le 800 \text{ V},$ $T_J = 150^{\circ}\text{C}$ Non-repetitive	3	μs
T _{STG}	Storage Temperature		-40~150	°C
V _{ISO}	Isolation Voltage	60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate	2500	V _{rms}

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-c)Q}	Junction to Case Thermal	Inverter IGBT part (per 1 / 6 module)	-	-	0.81	°C/W
R _{th(j-c)} F	Resistance (Note 5)	Inverter FWD part (per 1 / 6 module)	-	-	1.58	°C/W
Lσ	Package Stray Inductance	P to N _U , N _V , N _W (Note 6)	-	32	-	nΗ

For the measurement point of case temperature (T_C), please refer to Figure 1. DBC discoloration and Picker Circle Printing allowed, please refer to application note <u>AN-9190</u> (Impact of DBC Oxidation on SPM[®] Module Performance).

^{4.} These values had been made an acquisition by the calculation considered to design factor.

^{6.} Stray inductance per phase measured per IEC 60747-15.

ELECTRICAL CHARACTERISTICS

S	ymbol	Parameter	Conditions	Min	Тур	Max	Unit
INVE	RTER PA	ART (Tj as specified)					
V _{CE(SAT)}		Collector -Emitter Saturation	$V_{DD} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V}, I_{C} = 25 \text{ A}, T_{J} = 25^{\circ}\text{C}$	_	1.90	2.50	V
		Voltage	$V_{DD} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V}, I_{C} = 25 \text{ A}, T_{J} = 150^{\circ}\text{C}$	-	2.35	2.95	V
	V _F	FWDi Forward Voltage	V _{IN} = 0 V, I _F = 25 A, T _J = 25°C	-	2.00	2.60	V
			V _{IN} = 0 V, I _F = 25 A, T _J = 150°C	-	1.95	2.55	V
HS	t _{ON}	High Side Switching Times	V_{PN} = 600 V, V_{DD} = 15 V, I_{C} = 25 A, T_{J} = 25°C V_{IN} = 0 V \leftrightarrow 5 V, Inductive Load See Figure 4 (Note 7)	0.60	1.10	1.70	μs
	t _{C(ON)}			_	0.25	0.65	μs
	t _{OFF}			_	1.15	1.75	μs
	t _{C(OFF)}			_	0.15	0.55	μs
	t _{rr}			_	0.20	-	μs
LS	t _{ON}	Low Side Switching Times	$V_{PN} = 600 \text{ V}, V_{DD} = 15 \text{ V}, I_C = 25 \text{ A}, T_J = 25^{\circ}\text{C}$	0.45	0.95	1.55	μs
	t _{C(ON)}		V _{IN} = 0 V ↔ 5 V, Inductive Load See Figure 4	_	0.30	0.70	μs
	t _{OFF}		(Note 7)	-	1.10	1.70	μs
	t _{C(OFF)}			-	0.15	0.55	μs
	t _{rr}			_	0.20	-	μs
	I _{CES}	Collector – Emitter Leakage Current	$T_j = 25$ °C, $V_{CE} = V_{CES}$	-	-	3	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{7.} t_{ON} and t_{OFF} include the propagation delay time of the internal drive IC. t_{C(ON)} and t_{C(OFF)} are the switching time of IGBT itself under the given gate driving condition internally. For the detailed information, *please see Figure 3*.




Figure 3. Switching Time Definition




Figure 4. Example Circuit of Switching Test




Figure 5. Switching Loss Characteristics




Figure 6. R-T Curve of Built-in Thermistor

Conditions

Min

1.7

8.0

47

2.9

See Figure 6

(Note 10)

Тур

Max

Unit

ms

٧

٧

 $k\Omega$

 $\mathsf{k}\Omega$

2.6

ELECTRICAL CHARACTERISTICS

Parameter

Symbol

V_{F}	Forward Voltage	$I_F = 1.0 \text{ A}, T_J = 25^{\circ}\text{C}$		-	2.2	_	V
t _{rr}	Reverse-Recovery Time	$I_F = 1.0 \text{ A}, dI_F / dt = 50 \text{ A/ms}, T_J = 200 \text{ A/ms}$	5°C	ı	80	-	ns
NTROL P	PART (Tj = 25°C unless otherwi	se noted)					
I _{QDDH}	Quiescent V _{DD} Supply Current	V _{DD(UH,VH,WH)} = 15 V, IN _(UH,VH,WH) = 0 V	$\begin{array}{c} V_{DD(UH)} - COM_{(H)}, \\ V_{DD(VH)} - COM_{(H)}, \\ V_{DD(WH)} - COM_{(H)} \end{array}$	-	_	0.15	mA
I _{QDDL}		V _{DD(L)} = 15 V, IN _(UL,VL, WL) = 0 V	$V_{DD(L)} - COM_{(L)}$	-	-	4.80	mΑ
I _{PDDH}	Operating V _{DD} Supply Current	V _{DD(UH,VH,WH)} = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High–Side	$\begin{aligned} &V_{DD(UH)}-COM_{(H)},\\ &V_{DD(VH)}-COM_{(H)},\\ &V_{DD(WH)}-COM_{(H)} \end{aligned}$	-	_	0.30	m <i>P</i>
I _{PDDL}		V _{DD(L)} = 15V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for Low–Side	V _{DD(L)} – COM _(L)	-	-	15.5	m/
I _{QBS}	Quiescent V _{BS} Supply Current	V _{BS} = 15 V, IN _(UH,VH,WH) = 0 V	$ \begin{array}{c} V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{array} $	-	-	0.30	m/
I _{PBS}	Operating V _{BS} Supply Current	V _{DD} = V _{BS} = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High–Side	$ \begin{array}{c} V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{array} $	-	-	12.0	m/
V_{FOH}	Fault Output Voltage	V _{DD} = 15 V, V _{SC} = 0 V, V _{FO} Circuit:	4.7 kΩ to 5 V Pull-up	4.5	-	-	V
V_{FOL}	7	V_{DD} = 15 V, V_{SC} = 1 V, V_{FO} Circuit:	4.7 k Ω to 5 V Pull-up	-	-	0.5	V
I _{SEN}	Sensing Current of Each Sense IGBT	V_{DD} = 15 V, V_{IN} = 5 V, R_{SC} = 0 Ω , No Connection of Shunt Resistor at $N_{U,V,W}$ Terminal	I _C = 25 A	-	23	-	m/
V _{SC(ref)}	Short Circuit Trip Level	V _{DD} = 15 V (Note 8)	C _{SC} - COM _(L)	0.43	0.50	0.57	V
I _{SC}	Short Circuit Current Level for Trip	R_{SC} = 27 Ω (±1%), No Connection of at $N_{U,V,W}$ Terminal (Note 8)	R_{SC} = 27 Ω (±1%), No Connection of Shunt Resistor at N _{U,V,W} Terminal (Note 8)		50	_	Α
UV_DDD	Supply Circuit	Protection Protection Reset Level		10.3	-	12.8	V
UV_DDR	Under-Voltage Protection			10.8	-	13.3	V
UV _{BSD}		Detection Level		9.5	-	12.0	V
UV _{BSR}		Reset Level		10.0	-	12.5	V
t _{FOD}	Fault-Out Pulse Width	C _{FOD} = Open	(Note 9)	50	-	-	μs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Applied between $\text{IN}_{(UH,VH,WH)} - \text{COM}_{(H)}, \\ \text{IN}_{(UL,VL,WL)} - \text{COM}_{(L)}$

C_{FOD} = 2.2 nF

at $T_{TH} = 25^{\circ}C$

at $T_{TH} = 100$ °C

ON Threshold Voltage

OFF Threshold Voltage

Resistance of Thermistor

V_{IN(ON)}

V_{IN(OFF)}

 R_{TH}

^{8.} Short–circuit current protection functions only at the low–sides because the sense current is divided from main current at low–side IGBTs. Inserting the shunt resistor for monitoring the phase current at N_U, N_V, N_W terminal, the trip level of the short–circuit current is changed.

^{9.} The fault–out pulse width t_{FOD} depends on the capacitance value of C_{FOD} according to the following approximate equation: t_{FOD} = 0.8 x 10⁶ x C_{FOD} [s].

^{10.}T_{TH} is the temperature of thermistor itself. To know case temperature (T_C), conduct experiments considering the application.

RECOMMENDED OPERATING RANGES

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{PN}	Supply Voltage	Applied between P – N _U , N _V , N _W	300	600	800	V
V _{DD}	Control Supply Voltage	Applied between V _{DD(UH,VH,WH)} – COM _(H) , V _{DD(L)} – COM _(L)	14.0	15.0	16.5	V
V _{BS}	High-Side Bias Voltage	Applied between $V_{B(U)} - V_{S(U)}$, $V_{B(V)} - V_{S(V)}$, $V_{B(W)} - V_{S(W)}$	13.0	15.0	18.5	V
dV _{DD} / dt, dV _{BS} / dt	Control Supply Variation		-1	-	1	V/μs
t _{dead}	Blanking Time for Preventing Arm – Short	For Each Input Signal	2.0	-	_	μs
f _{PWM}	PWM Input Signal	$-40^{\circ}C \le T_C \le 125^{\circ}C, -40^{\circ}C \le T_J \le 150^{\circ}C$	-	-	20	kHz
V _{SEN}	Voltage for Current Sensing	Applied between N _U , N _V , N _W – COM _(H, L) (Including Surge Voltage)	-5	-	5	V
PW _{IN(ON)}	Minimum Input Pulse Width	$V_{DD} = V_{BS} = 15 \text{ V}, I_C \le 50 \text{ A, Wiring}$	2.0	-	-	μs
PW _{IN(OFF)}		Inductance between N _{U,V,W} and DC Link N < 10 nH (Note 11)	2.0	_	_	
TJ	Junction Temperature		-40		150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

11. This product might not make output response if input pulse width is less than the recommended value.

MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Conditions See Figure 7		Min	Тур	Max	Unit
Device Flatness			0	-	+200	μm
Mounting Torque	See Figure 8	Recommended 1.0 N · m	0.9	1.0	1.5	N · m
		Recommended 10.1 kg · cm	9.1	10.1	15.1	kg · cm
Terminal Pulling Strength	Load 19.6 N		10	_	-	s
Terminal Bending Strength	erminal Bending Strength Load 9.8 N, 90 degrees Bend		2	_	-	times
Weight	Veight		-	50	_	g





Figure 7. Flatness Measurement Position




NOTES:

- 12. Do not over torque when mounting screws. Too much mounting torque may cause DBC cracks, as well as bolts and Al heat-sink destruction.
- 13. Avoid one-sided tightening stress. Figure 8 shows the recommended torque order for the mounting screws. Uneven mounting can cause the DBC substrate of package to be damaged. The pre-screwing torque is set to 20~30% of maximum torque rating.


Figure 8. Mounting Screws Torque Order

TIME CHARTS OF SPMs PROTECTIVE FUNCTION




- a1: Control supply voltage rises: after the voltage rises UV_{DDR}, the circuits start to operate when the next input is applied.
- a2: Normal operation: IGBT ON and carrying current.
- a3: Under-voltage detection (UV_{DDD}).
- a4: IGBT OFF in spite of control input condition.
- a5: Fault output operation starts with a fixed pulse width according to the condition of the external capacitor CFOD.
- a6: Under-voltage reset (UVDDR).
- a7: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Figure 9. Under-Voltage Protection (Low-Side)



- b1: Control supply voltage rises: after the voltage reaches UV_{BSR}, the circuits start to operate when the next input is applied.
- b2: Normal operation: IGBT ON and carrying current.
- b3: Under-voltage detection (UV_{BSD}).
- b4: IGBT OFF in spite of control input condition, but there is no fault output signal.
- b5: Under-voltage reset (UV_{BSR}).b6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Figure 10. Under-Voltage Protection (High-Side)




(With the external sense resistance and RC filter connection)

- c1: Normal operation: IGBT ON and carrying current.
- c2: Short-circuit current detection (SC trigger).
- c3: All low-side IGBTs gate are hard interrupted.
- c4: All low-side IGBTs turn OFF.
- c5: Fault output operation starts with a fixed pulse width according to the condition of the external capacitor C_{FOD} .
- c6: Input HIGH: IGBT ON state, but during the active period of fault output, the IGBT doesn't turn ON.
- c7: Fault output operation finishes, but IGBT doesn't turn on until triggering the next signal from LOW to HIGH.
- c8: Normal operation: IGBT ON and carrying current.

Figure 11. Short-Circuit Current Protection (Low-Side Operation Only)


INPUT/OUTPUT INTERFACE CIRCUIT



NOTE:

14. RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The input signal section of the Motion SPM 2 product integrates 5 kΩ (typ.) pull–down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.

Figure 12. Recommended MCU I/O Interface Circuit



NOTES:


- 15. To avoid malfunction, the wiring of each input should be as short as possible (less than 2 3 cm).
- 16. V_{FO} output is an open-drain type. This signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes I_{FO} up to 2 mA. Please refer to Figure 13.
- 17. Fault out pulse width can be adjust by capacitor C_5 connected to the C_{FOD} terminal.
- 18. Input signal is active–HIGH type. There is a 5 k Ω resistor inside the IC to pull-down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. R₁C₁ time constant should be selected in the range 50~ 50 ns (recommended $R_1 = 100 \Omega$, $C_1 = 1 nF$).
- 19. Each wiring pattern inductance of point A should be minimized (recommend less than 10 nH). Use the shunt resistor R₄ of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring of point E should be connected to the terminal of the shunt resistor R₄ as close as possible.
- 20. To insert the shunt resistor to measure each phase current at N_U, N_V, N_W terminal, it makes to change the trip level I_{SC} about the short-circuit current.
- 21. To prevent errors of the protection function, the wiring of points B, C, and D should be as short as possible. The wiring of B between CSC filter and RSC terminal should be divided at the point that is close to the terminal of sense resistor R5.
- 22. For stable protection function, use the sense resistor R₅ with resistance variation within 1% and low inductance value.
- 23.In the short-circuit protection circuit, select the R₆C₆ time constant in the range 1.0~1.5 μs. R₆ should be selected with a minimum of 10 times larger resistance than sense resistor R₅. Do enough evaluation on the real system because short-circuit protection time may vary wiring pattern layout and value of the R_6C_6 time constant. 24. Each capacitor should be mounted as close to the pins of the ASPM34 product as possible.
- 25. To prevent surge destruction, the wiring between the smoothing capacitor C7 and the P & GND pins should be as short as possible. The use of a high-frequency non-inductive capacitor of around 0.1~0.22 μF between the P & GND pins is recommended.
- 26. Relays are used in most systems of electrical equipments in industrial application. In these cases, there should be sufficient distance between the MCU and the relays.
- 27. The Zener diode or transient voltage suppressor should be adapted for the protection of ICs from the surge destruction between each pair of control supply terminals (recommended Zener diode is 22 V / 1 W, which has the lower Zener impedance characteristic than about 15 Ω).
- 28. C₂ of around seven times larger than bootstrap capacitor C₃ is recommended.
- 29. Please choose the electrolytic capacitor with good temperature characteristic in C₃. Choose 0.1~0.2 μF R-category ceramic capacitors with good temperature and frequency characteristics in C₄.

Figure 13. Typical Application Circuit

PACKAGE MARKING AND ORDERING INFORMATION


Device	Device Marking	Package	Shipping
NFVA22512NP2T	NFVA22512NP2T	ASPM34-CAA (Pb-Free)	6 Units/Tube


SPM is registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.




DIP34 80x33, AUTOMOTIVE MODULE CASE MODGL **ISSUE O**

DATE 19 OCT 2018






TOP VIEW



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS ARE EXCLUSIVE OF BURRS. MOLD FLASH AND TIE BAR EXTRUSIONS.



	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
A2	7.90	8.00	8.10	
b	0.60	0.70	0.80	
b1	1.90	2.00	2.10	
O	0.65	0.70	0.80	
D	79.70	80.00	80.30	
Е	38.76	39.26	39.76	
E1	32.70	33.00	33.30	
E2	12.50	12.70	12.90	
е	1.70	2.00	2.30	
e1	9.70	10.00	10.30	
e2	4.70	5.00	5.30	
e3	5.70	6.00	6.30	
Г	15.50	16.00	16.50	
L2	6.70	7.00	7.30	
q	69.75	70.00	70.25	
S	7.00 REF			
S1	16.00 REF			
ØΑ	4.10	4.30	4.50	

GENERIC MARKING DIAGRAM*

XXXXXXXXX ZZZ ATYWW NNNNNN

XXXX = Specific Device Code

ZZZ = Lot ID

= Assembly & Test Location

= Year

W = Work Week

NNN = Serial Number

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON97156G	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION: DIP34 80x33, AUTOMOTIV		E MODULE	PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales