SN54AC373 ... J OR W PACKAGE

SN74AC373

SCAS540D - OCTOBER 1995 - REVISED OCTOBER 2003

- 2-V to 6-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 6 V
- Max t<sub>pd</sub> of 9.5 ns at 5 V
- 3-State Noninverting Outputs Drive Bus Lines Directly
- Full Parallel Access for Loading


#### description/ordering information

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in bus-organized systems without need for interface or pullup components.

3 DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)											
OE [ 1Q [ 1D [ 2D [ 2Q [ 3Q [ 3D [ 4D [ 4Q [ 6ND ]	1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 12	V <sub>CC</sub> 8Q 8D 7D 7Q 6Q 6D 5D 5Q								



9 10 11 12 13

GND

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

T <sub>A</sub>	PACKAG	Eţ	ORDERABLE PART NUMBER	TOP-SIDE MARKING								
	PDIP – N	Tube	SN74AC373N	SN74AC373N								
–40°C to 85°C		Tube	SN74AC373DW	40070								
	SOIC – DW	Tape and reel	SN74AC373DWR	AC373								
	SOP – NS	Tape and reel	SN74AC373NSR	AC373								
	SSOP – DB	Tape and reel	SN74AC373DBR	AC373								
	TOOOD DW	Tube	SN74AC373PW	40070								
	TSSOP – PW	Tape and reel	SN74AC373PWR	AC373								
	CDIP – J	Tube	SNJ54AC373J	SNJ54AC373J								
–55°C to 125°C	CFP – W	Tube	SNJ54AC373W	SNJ54AC373W								
	LCCC – FK	Tube	SNJ54AC373FK	SNJ54AC373FK								

#### ORDERING INFORMATION

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



 $Copyright @ 2003, Texas Instruments Incorporated \\ On products compliant to MIL-PRF-3853s, all parameters are tested \\ unless otherwise noted. On all other products, production \\ processing does not necessarily include testing of all parameters. \\$ 


SCAS540D - OCTOBER 1995 - REVISED OCTOBER 2003

#### description/ordering information (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	FUNCTION TABLE (each latch)											
	INPUTS	OUTPUT										
ŌE	LE	Q										
L	Н	Н	Н									
L	Н	L	L									
L	L	Х	Q <sub>0</sub>									
Н	Х	Х	Z									

#### logic diagram (positive logic)



**To Seven Other Channels** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, VI (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
	) ±20 mA
	<sup>′</sup>
Continuous current through V <sub>CC</sub> or GND	±200 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	DB package
	DW package 58°C/W
	N package 69°C/W
	NS package 60°C/W
	PW package
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS540D - OCTOBER 1995 - REVISED OCTOBER 2003

#### recommended operating conditions (see Note 3)

			SN54	AC373	C373 SN74AC373			
			MIN	MAX	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	Supply voltage						
		$V_{CC} = 3 V$	2.1		2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15		3.15		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		V <sub>CC</sub> = 3 V		0.9		0.9		
VIL	Low-level input voltage	$V_{CC} = 4.5V$		1.35		1.35	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage		0	$V_{CC}$	0	$V_{CC}$	V	
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 3 V		-12		-12		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 4.5 V		-24		-24	mA	
		V <sub>CC</sub> = 5.5 V		-24		-24		
		V <sub>CC</sub> = 3 V		12		12		
l <sub>OL</sub>	Low-level output current	$V_{CC} = 4.5 V$		24		24	mA	
-		V <sub>CC</sub> = 5.5 V		24		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	·		8		8	ns/V	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	v	٦	Γ <sub>A</sub> = 25°	C	SN54	AC373	SN74	AC373			
PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT		
		3 V	2.9			2.9		2.9				
	l <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4				
N/		5.5 V	5.4			5.4		5.4		v		
V <sub>OH</sub>	$I_{OH} = -12 \text{ mA}$	3 V	2.56			2.4		2.46		v		
		4.5 V	3.86			3.7		3.76				
	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7		4.76				
		3 V			0.1		0.1		0.1	v		
	l <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1			
		5.5 V			0.1		0.1		0.1			
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5		0.44			
		4.5 V			0.36		0.5		0.44			
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44			
I	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA		
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μA		
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		80		40	μA		
Ci	$V_{I} = V_{CC}$ or GND	5 V		4.5						pF		



SCAS540D - OCTOBER 1995 - REVISED OCTOBER 2003

timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> =	25°C	SN54AC373		SN74	AC373	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5.5		6.5		6		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	5.5		6.5		6		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	1		1		1		ns

timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> =	25°C	SN54	AC373	3 SN74AC373		
		MIN	MAX	MIN	MAX	MIN	МАХ	UNIT
tw	Pulse duration, LE high	4		5		4.5		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	4		5		4.5		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	1		1		1		ns

#### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	то	то	٦	ר <sub>A</sub> = 25°	С	SN54	AC373	SN74AC373		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>PLH</sub>	C	0	1.5	10	13.5	1	16.5	1.5	15		
t <sub>PHL</sub>	D	Q	1.5	9.5	13.0	1	16	1.5	14.5	ns	
t <sub>PLH</sub>		0	1.5	10	13.5	1	16.5	1.5	15	ns	
t <sub>PHL</sub>	LE	Q	1.5	9.5	12.5	1	15	1.5	14		
t <sub>PZH</sub>		0	1.5	9	11.5	1	14	1	13	20	
t <sub>PZL</sub>	ŌĒ	Q	1.5	8.5	11.5	1	13.5	1	13	ns	
t <sub>PHZ</sub>	OE	Q	1.5	10	12.5	1	16	1	14.5	20	
t <sub>PLZ</sub>	UE	Ŷ	1.5	8	11.5	1	13	1	12.5	ns	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


DADAMETER	то	то	T <sub>A</sub> = 25°C			SN54	AC373	SN74AC373		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	C	0	1.5	7	9.5	1	11.5	1.5	10.5	
t <sub>PHL</sub>	D	Q	1.5	7	9.5	1	11.5	1.5	10.5	ns
t <sub>PLH</sub>		0	1.5	7.5	9.5	1	12	1.5	10.5	ns
t <sub>PHL</sub>	LE	Q	1.5	7	9.5	1	11	1.5	10.5	
t <sub>PZH</sub>		0	1.5	7	8.5	1	10.5	1	9.5	20
t <sub>PZL</sub>	ŌĒ	Q	1.5	6.5	8.5	1	10	1	9.5	ns
t <sub>PHZ</sub>	OE	Q	1.5	8	11	1	13.5	1	12.5	20
t <sub>PLZ</sub>	UE	Ŷ	1.5	6.5	8.5	1	10.5	1	10	ns

### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 \text{ pF},  f = 1 \text{ MHz}$	40	pF



SCAS540D - OCTOBER 1995 - REVISED OCTOBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- wavelound 2 is for an output with memarical motions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87555012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87555012A SNJ54AC 373FK	Samples
5962-8755501RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501RA SNJ54AC373J	Samples
5962-8755501SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501SA SNJ54AC373W	Samples
5962-8755501VSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501VS A SNV54AC373W	Samples
SN74AC373DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SN74AC373DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SN74AC373DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SN74AC373N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC373N	Samples
SN74AC373NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC373N	Samples
SN74AC373NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SN74AC373PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC373	Samples
SNJ54AC373FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87555012A SNJ54AC 373FK	Samples
SNJ54AC373J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501RA SNJ54AC373J	Samples
SNJ54AC373W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8755501SA SNJ54AC373W	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



#### www.ti.com

### PACKAGE OPTION ADDENDUM

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AC373, SN54AC373-SP, SN74AC373 :

• Catalog : SN74AC373, SN54AC373

- Enhanced Product : SN74AC373-EP, SN74AC373-EP
- Military : SN54AC373
- Space : SN54AC373-SP

NOTE: Qualified Version Definitions:



- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application





Texas

\*All dimensions are nominal

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC373DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AC373DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AC373NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AC373PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

12-May-2023



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AC373DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AC373DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AC373NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AC373PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

12-May-2023

#### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-87555012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8755501SA	W	CFP	20	1	506.98	26.16	6220	NA
5962-8755501VSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74AC373N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AC373NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AC373FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54AC373W	W	CFP	20	1	506.98	26.16	6220	NA


## **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.




## DB0020A

## **EXAMPLE BOARD LAYOUT**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## DB0020A

## **EXAMPLE STENCIL DESIGN**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK 20


### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

### LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **DW0020A**



### **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## DW0020A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



## **PW0020A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




## PW0020A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated