

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

www.ti.com SBAS447E –MARCH 2009–REVISED APRIL 2013

OCTAL SIMULTANEOUS-SAMPLING 24-BIT ANALOG-TO-DIGITAL CONVERTER

Check for Samples: [ADS1278-HT](http://www.ti.com/product/ads1278-ht#samples)

- **²³ Simultaneously Measure Eight Channels Down-Hole Drilling**
-
- **AC Performance: Vibration/Modal Analysis 62-kHz Bandwidth • Multi-Channel Data Acquisition 111-dB SNR (High-Resolution Mode) • Acoustics/Dynamic Strain Gauges –108-dB THD • Pressure Sensors • DC Accuracy:**
-
- Low-Power: 52 kSPS, 31 mW/ch eight channels.
-
-
-
-
-
-
-
- **Currently Available in an HTQFP-64** and ac specifications. **PowerPAD™ package, an 84-Pin HFQ Package** The high-order, chopper-stabilized modulator
achieves very low drift with low in-band poise. The

-
-
-
-
-
-
- **Product Traceability**
- **Texas Instruments High Temperature Products Utilize Highly Optimized Silicon (Die) Solutions With Dsign and Process Enhancements to Maximize Performance Over Extended Temperatures**

¹FEATURES APPLICATIONS

-
- **Up to 128-kSPS Data Rate High Temperature Environments**
	-
	-
	-
	-

0.8-μV/°C Offset Drift
 DESCRIPTION

Based on the single-channel [ADS1271,](http://focus.ti.com/docs/prod/folders/print/ads1271.html) the ADS1278
 Selectable Operating Modes:
 $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and **Felectable Operating Modes:** (octal) is a 24-bit, delta-sigma (ΔΣ) analog-to-digital
High-Speed: 128 kSPS, 106 dB SNR (converter (ADC) with data rates up to 128 k samples **High-Speed: 128 kSPS, 106 dB SNR** converter (ADC) with data rates up to 128 k samples
High-Resolution: 52 kSPS, 111 dB SNR per second (SPS), allowing simultaneous sampling of per second (SPS), allowing simultaneous sampling of

Low-Speed: 10 kSPS, 7 mW/ch
 Linear Phase Digital Filter Traditionally, industrial delta-sigma ADCs offering
 Cood drift performance use digital filters with large good drift performance use digital filters with large **SPI™ or Frame-Sync Serial Interface • The Construction of Spassband droop.** As a result, they have limited signal **•** bandwidth and are mostly suited for dc bandwidth and are mostly suited for dc **• Low Sampling Aperture Error** measurements. High-resolution ADCs in audio applications offer larger usable bandwidths, but the **Analog Supply: 5 V** *•* **Conserverse the Supply: 5 V** *•* **Offset and drift specifications are significantly weaker Digital Core: 1.8 V**
 • Digital Core: 1.8 V to 3.3 V
 • Precision industrial measurement with excellent do not precision industrial measurement with excellent do precision industrial measurement with excellent dc

achieves very low drift with low in-band noise. The onboard decimation filter suppresses modulator and **SUPPORTS EXTREME TEMPERATURE**
APPLICATIONS a usable signal out-of-band noise. These ADCs provide a usable signal bandwidth up to 90% of the Nyquist usable signal bandwidth up to 90% of the Nyquist rate with less than 0.005 dB of ripple. **• Controlled Baseline**

One Assembly/Test Site
 • One Eshripation Site
 • One Eshripation Site
 • One Eshripation Site **One Fabrication Site**
 • One Fabrication Site
 • One Fabrication Site
 • One Site directly by pins; there are no registers to program.

The device is fully specified over the extended **Available in Extreme (–55°C/210°C)** The device is fully specified over the extended
Temperature Range ⁽¹⁾ The structure industrial range (–55°C to 210°C) and is available in industrial range (-55°C to 210°C) and is available in an HTQFP-64 PowerPAD package (-55°C to 175°C), **• Extended Product Life Cycle** an 84-pin HFQ package and a KGD chiptray option. **• Extended Product-Change Notification**

(1) Custom temperature ranges available

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of **AA** Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

Company

SBAS447E –MARCH 2009–REVISED APRIL 2013 **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com.](http://www.ti.com)

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

www.ti.com SBAS447E –MARCH 2009–REVISED APRIL 2013

Table 2. HFQ or HKP PIN DESCRIPTIONS

Texas
Instruments

Table 2. HFQ or HKP PIN DESCRIPTIONS (continued)

Table 3. PAP PIN DESCRIPTIONS

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

SBAS447E –MARCH 2009–REVISED APRIL 2013 **www.ti.com**

NSTRUMENTS

EXAS

BARE DIE INFORMATION

Table 4. Bond Pad Coordinates in Microns - Rev A(1)

(1) For signal descriptions see the Pin Descriptions table.

Table 4. Bond Pad Coordinates in Microns - Rev A[\(1\)](#page-9-0) (continued)

Copyright © 2009–2013, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS447E&partnum=ADS1278-HT) 9

EXAS

NSTRUMENTS

www.ti.com SBAS447E –MARCH 2009–REVISED APRIL 2013

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range, unless otherwise noted⁽¹⁾

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS

All specifications at T_A = T_J = –55°C to 210°C, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, f_{CLK} = 27 MHz, VREFP = 2.5 V, VREFN = 0 V, and all channels active, unless otherwise noted.

(1) Minimum and maximum parameters are characterized for operation at $T_A = 175^{\circ}$ C but may not be production tested at that temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.

(2) $FSR = full-scale range = 2V_{REF}$.

 (3) f_{CLK} = 32.768MHz max for High-Speed mode, and 27MHz max for all other modes. When f_{CLK} > 27MHz, operation is limited to Frame-Sync mode and $V_{REF} \leq 2.6V$.

(4) SPS = samples per second.
(5) Best fit method.

Best fit method.

- (6) Worst-case channel crosstalk between one or more channels.
(7) Minimum SNR is ensured by the limit of the DC noise specifical
- Minimum SNR is ensured by the limit of the DC noise specification.
- (8) THD includes the first nine harmonics of the input signal; Low-Speed mode includes the first five harmonics.

Copyright © 2009–2013, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS447E&partnum=ADS1278-HT) 13

ELECTRICAL CHARACTERISTICS (continued)

All specifications at T_A = T_J = –55°C to 210°C, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, f_{CLK} = 27 MHz, VREFP = 2.5 V, VREFN = 0 V, and all channels active, unless otherwise noted.

(9) $f_{CLK} = 32.768$ MHz max for High-Speed mode, and 27MHz max for all other modes. When $f_{CLK} > 27$ MHz, operation is limited to Frame-Sync mode and $V_{REF} \leq 2.6V$.

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

www.ti.com SBAS447E –MARCH 2009–REVISED APRIL 2013

ELECTRICAL CHARACTERISTICS (continued)

All specifications at T_A = T_J = –55°C to 210°C, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, f_{CLK} = 27 MHz, VREFP = 2.5 V, VREFN = 0 V, and all channels active, unless otherwise noted.

EXAS **STRUMENTS**

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = -55^{\circ}$ C to 175°C, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, $f_{CLK} = 27$ MHz, VREFP = 2.5 V, VREFN = 0 V, and all channels active, unless otherwise noted.

(1) $FSR = full-scale range = 2V_{REF}$.

 (2) f_{CLK} = 32.768MHz max for High-Speed mode, and 27MHz max for all other modes. When f_{CLK} > 27MHz, operation is limited to Frame-Sync mode and $V_{REF} \leq 2.6V$.

(3) SPS = samples per second.

(4) Best fit method.

- (5) Worst-case channel crosstalk between one or more channels.
- (6) Minimum SNR is ensured by the limit of the DC noise specification.
- (7) THD includes the first nine harmonics of the input signal; Low-Speed mode includes the first five harmonics.
-

ELECTRICAL CHARACTERISTICS (continued)

All specifications at T_A = –55°C to 175°C, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, f_{CLK} = 27 MHz, VREFP = 2.5 V, VREFN = 0 V, and all channels active, unless otherwise noted.

(8) $f_{CLK} = 32.768$ MHz max for High-Speed mode, and 27MHz max for all other modes. When $f_{CLK} > 27$ MHz, operation is limited to Frame-Sync mode and $V_{REF} \leq 2.6V$.

Texas
Instruments

ELECTRICAL CHARACTERISTICS (continued)

All specifications at T_A = –55°C to 175°C, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, f_{CLK} = 27 MHz, VREFP = 2.5 V, VREFN = 0 V, and all channels active, unless otherwise noted.

TIMING CHARACTERISTICS: SPI FORMAT

TIMING REQUIREMENTS: SPI FORMAT(1)

For $T_A = -40^{\circ}$ C to 125°C, IOVDD = 1.65 V to 3.6 V, and DVDD = 1.65 V to 1.95 V.

(1) Timing parameters are characerized or guranteed by design for specified temperature but not production tested.
(2) $f_{CLK} = 27 MHz$ maximum.

(2) $f_{CLK} = 27 MHz$ maximum.

(3) Depends on MODE[1:0] and CLKDIV selection. See [Table 10](#page-36-0) (f_{CLK}/f_{DATA}).

(4) Load on DRDY and DOUT = 20pF.
(5) For best performance, limit f_{SCLK}/f_{CL} (5) For best performance, limit f_{SCLK}/f_{CLK} to ratios of 1, 1/2, 1/4, 1/8, etc.

(6) t_{DOHD} (DOUT hold time) and t_{DHD} (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and ambient temperature). Under equal conditions, with DOUT connected directly to D

TIMING REQUIREMENTS: FRAME-SYNC FORMAT(1)

For $T_A = -40^{\circ}$ C to 125°C, IOVDD = 1.65 V to 3.6 V, and DVDD = 1.65 V to 1.95 V.

SYMBOL	PARAMETER		MIN	TYP MAX	UNIT
t_{CLK}	CLK period $(1/f_{CLK})$	All modes	37	10,000	ns
		High-Speed mode only	30.5		ns
t _{CPW}	CLK positive or negative pulse width		12		ns
$t_{\rm CS}$	Falling edge of CLK to falling edge of SCLK		-0.25	0.25	t_{CLK}
^t FRAME	Frame period $(1/fDATA)(2)$		256	2560	t_{CLK}
t _{FPW}	FSYNC positive or negative pulse width		1		t _{SCLK}
t_{FS}	Rising edge of FSYNC to rising edge of SCLK		5		ns
$t_{\sf SF}$	Rising edge of SCLK to rising edge of FSYNC		5		ns
t _{SCLK}	$SCLK$ period ⁽³⁾		1		t_{CLK}
t_{SPW}	SCLK positive or negative pulse width		0.4		t_{CLK}
$\begin{pmatrix} t_{\text{DOHD}} & (4) \\ (5) & 1 \end{pmatrix}$	SCLK falling edge to old DOUT invalid (hold time)		10		ns
t_{DOPD} $^{(5)}$	SCLK falling edge to new DOUT valid (propagation delay)			31	ns
t _{MSBPD}	FSYNC rising edge to DOUT MSB valid (propagation delay)			31	ns
t _{DIST}	New DIN valid to falling edge of SCLK (setup time)		6		ns
t_{DHID} ⁽⁴⁾	Old DIN valid to falling edge of SCLK (hold time)		6		ns

(1) Timing parameters are characerized or guranteed by design for specified temperature but not production tested.

(2) Depends on MODE[1:0] and CLKDIV selection. See [Table 10](#page-36-0) (f_{CLK}/f_{DATA}).

(3) SCLK must be continuously running and limited to ratios of 1, $1/2$, $1/4$, and $1/8$ of f_{CLK} .

(4) t_{DOHD} (DOUT hold time) and t_{DIHD} (DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and

ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is >4 ns.

(5) Load on DOUT = 20 pF .

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

Figure 2. ADS1278 Operating Life Derating Chart

Notes:

EXAS

ISTRUMENTS

- 1. See datasheet for absolute maximum and minimum recommended operating conditions.
- 2. Sillicon operating life design goal is 10 years at 110°C junction temperature.
- 3. The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.
- 4. This device is qualified for 1000 hours of continuous operation at maximum rated temperature

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

Texas **NSTRUMENTS**

SBAS447E –MARCH 2009–REVISED APRIL 2013 **www.ti.com**

Figure 7. Figure 8.

24.5

www.ti.com SBAS447E –MARCH 2009–REVISED APRIL 2013

37

Number of Occurrences

Number of Occurrences

Texas **ISTRUMENTS**

Number of Occurrences

Number of Occurrences

Normalized Offset (μ V)

Normalized Offset (uV)

ខ្លួ ខ្លួ ខ្លួ
ឌូ ខ្លួ ខ្លួ ខ្ញុ
ឌូ ខេ

400

TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^{\circ}$ C, High-Speed mode, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, $f_{CLK} = 27$ MHz, VREFP = 2.5 V, and

Sampling Match Error (ps)

50 100 150 200 250 300 350 400 450 500 550 600 650 700

TYPICAL CHARACTERISTICS (continued) At $T_A = 25^{\circ}$ C, High-Speed mode, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, $f_{CLK} = 27$ MHz, VREFP = 2.5 V, and VREFN = 0 V, unless otherwise noted. **ANALOG INPUT DIFFERENTIAL IMPEDANCE ANALOG INPUT DIFFERENTIAL IMPEDANCE vs vs TEMPERATURE TEMPERATURE** 28.6 170 14.3 28.4 14.2 28.2 14.1 160 Low-Speed Mode **Analog Input Impedance (k)** W **Analog Input Impedance (k)** W Analog Input Impedance (kΩ) Analog Input Impedance (KO) **Analog Input Impedance (k)** W $(k2)$ 28 14 13.9 27.8 nce 150 13.8 27.6 nnadai Λ 13.7 27.4 140 High Speed and High Resolution 13.6 27.2 Input 13.5 27 130 $26.8\frac{1}{8}$
26.6 13.4 26.8 120 13.3 Mode 26.4 13.2 110 26.2 ــا 13.1
55--55 -35 -15 5 25 45 65 85 105 125 145 165 185 205 -55 -35 -15 5 25 45 65 85 105 125 145 165 185 205 **Temperature (°C) Temperature (°C) Figure 39. Figure 40. INTEGRAL NONLINEARITY LINEARITY ERROR vs vs TEMPERATURE INPUT LEVEL** 10 10 8 6 8 $T = +105^{\circ}$ C Linearity Error (ppm) Linearity Error (ppm) 4 $T = +25^{\circ}C$ (ppm of FSR) **INL (ppm of FSR)** 2 6 0 -2 4 \vec{z} -4 -6 $T = -40^{\circ}$ C 2 $T = +125^{\circ}C$ $-A$ -10 0 -55 -35 -15 5 25 45 65 85 105 125 145 165 185 205 -2.5 -2.0 -1.5 -1.0 -0.5 0 0.5 1.0 1.5 2.0 2.5 **Temperature (°C)** $V_{\text{IN}}(V)$ **Figure 41. Figure 42. LINEARITY AND TOTAL HARMONIC DISTORTION NOISE AND LINEARITY vs vs REFERENCE VOLTAGE INPUT COMMON-MODE VOLTAGE** 14 -100 14 14 THD: $f_{IN} = 1$ kHz, $V_{IN} = -0.5$ dBFS 12 -104 12 12 10 -108 10 10 (ppm of FSR) RMS Noise (µV) INL (ppm of FSR) RMS Noise (uV) Noise Linearity (ppm) Linearity (ppm) THD $-112 \frac{60}{5}$
 $-116 \frac{1}{5}$ 8 -112 8 8 6 6 6 Linearity \overline{z} 4 -120 4 4 **Linearity** 2 -124 2 2 See *Electrical Characteristics* for V_{BEE} Operating Range. $\overline{0}$ -128 0 0 0 3.5 0.5 1.0 1.5 2.0 2.5 3.0 -0.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 V_{REF} (V) Input Common-Mode Voltage (V)

ISTRUMENTS

Texas

Figure 43. Figure 44.

TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^{\circ}$ C, High-Speed mode, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, $f_{CLK} = 27$ MHz, VREFP = 2.5 V, and

VREFN = 0 V, unless otherwise noted.

EXAS ISTRUMENTS

At $T_A = 25^{\circ}$ C, High-Speed mode, AVDD = 5 V, DVDD = 1.8 V, IOVDD = 3.3 V, $f_{CLK} = 27$ MHz, VREFP = 2.5 V, and

OVERVIEW

The ADS1278 is an octal 24-bit, delta-sigma ADC High-Speed, High-Resolution, Low-Power, and Low-
based on the single-channel ADS1271. It offers the Speed. [Table 5](#page-30-0) summarizes the performance of each
combination of outstandi ac performance. [Figure 54](#page-30-1) shows the block diagram. In High-Speed mode, the maximum data rate is 128 The converter is comprised of eight advanced, 6th- kSPS (when operating at 128 kSPS, Frame-Sync order, chopper-stabilized, delta-sigma modulators format must be used). In High-Resolution mode, the followed by low-ripple, linear phase FIR filters. The SNR = 111dB (V_{REF} = 3.0 V); in Low-Power mode, modulators measure the differential input signal, V_{IN} = the power dissipation is 31 mW/channel; and in Low-(AINP – AINN), against the differential reference, Speed mode, the power dissipation is only 7 V_{REF} = (VREFP – VREFN). The digital filters receive mW/channel at 10.5 kSPS. The digital filters can be V_{REF} = (VREFP – VREFN). The digital filters receive mW/channel at 10.5 kSPS. The digital filters can be the modulator signal and provide a low-noise digital bypassed, enabling direct access to the modulator the modulator signal and provide a low-noise digital output. To allow tradeoffs among speed, resolution, output.

the power dissipation is 31 mW/channel; and in Low-
Speed mode, the power dissipation is only 7

and power, four operating modes are supported: The ADS1278 is configured by simply setting the appropriate I/O pins—there are no registers to program. Data are retrieved over a serial interface that supports both SPI and Frame-Sync formats. The ADS1278 has a daisy-chainable output and the ability to synchronize externally, so it can be used conveniently in systems requiring more than eight channels.

Figure 54. Block Diagram

Copyright © 2009–2013, Texas Instruments Incorporated [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS447E&partnum=ADS1278-HT) 31

The ADS1278 is a delta-sigma ADC consisting of The ADS1278 converter operates from the same CLK eight independent converters that digitize eight input input. The CLK input controls the timing of the signals in parallel. The converter is the converter is sampling instant. The converter is

The converter is composed of two main functional
blocks to perform the ADC conversions: the
modulator and the digital filter. The modulator
sampling aperture match between channels, is
controlled. Furthermore, the digital reference voltage. The pulse stream is filtered by the [Figure 37](#page-26-0) shows the inter-device channel sample internal digital filter where the output conversion matching for the ADS1278. result is produced.

In operation, the input signal is sampled by the **FREQUENCY RESPONSE** modulator at a high rate (typically 64x higher than the The digital filter sets the overall frequency response.

final output data rate). The quantization noise of the The filter uses a multi-stage FIR topology to provide final output data rate). The quantization noise of the The filter uses a multi-stage FIR topology to provide modulator is moved to a higher frequency range Inear phase with minimal passband ripple and high where the internal digital filter removes it. stop band attenuation. The filter coefficients are
Oversampling results in very low levels of noise identical to the coefficients used in the ADS1271. The Oversampling results in very low levels of noise identical to the coefficients used in the [ADS1271.](http://focus.ti.com/docs/prod/folders/print/ads1271.html) The within the signal passband.

signal frequency is at the modulator sampling rate. This architecture greatly relaxes the requirement of **Table 6. Oversampling Ratio versus Mode** external antialiasing filters because of the high **Table 6. Oversampling Ratio versus Mode** $modulator sampling rate.$

FUNCTIONAL DESCRIPTION SAMPLING APERTURE MATCHING

linear phase with minimal passband ripple and high oversampling ratio of the digital filter (that is, the ratio Since the input signal is sampled at a very high rate,
input signal aliasing does not occur until the input
shown in [Table 6](#page-31-0).
Shown in Table 6.

High-Speed, Low-Power, and Low-Speed Modes

The digital filter configuration is the same in High-Speed, Low-Power, and Low-Speed modes with the oversampling ratio set to 64. [Figure 55](#page-32-0) shows the frequency response in High-Speed, Low-Power, and Low-Speed modes normalized to f_{DATA} . [Figure 56](#page-32-1) shows the passband ripple. The transition from passband to stop band is shown in [Figure 57.](#page-32-2) The overall frequency response repeats at 64x multiples of the modulator frequency f_{MOD} , as shown in [Figure 58](#page-32-3).

Figure 56. Passband Response for High-Speed, Same State image rejection versus external filter order. Low-Power, and Low-Speed Modes

-1

 -4 -5 -6 -7 -8 -9 -10

Amplitude (dB)

Amplitude (dB)

Normalized Input Frequency (f_{IN}/f_{DATA}) 0.45 0.47 0.49 0.51 0.53 0.55 **Figure 57. Transition Band Response for High-**

Speed, Low-Power, and Low-Speed Modes

Figure 58. Frequency Response Out to f_{MOD} for **High-Speed, Low-Power, and Low-Speed Modes**

These image frequencies, if present in the signal and not externally filtered, will fold back (or alias) into the passband, causing errors. The stop band of the ADS1278 provides 100 dB attenuation of frequencies that begin just beyond the passband and continue out to f_{MOD} . Placing an antialiasing, low-pass filter in front of the ADS1278 inputs is recommended to limit possible high-amplitude, out-of-band signals and noise. Often, a simple RC filter is sufficient. [Table 7](#page-32-4)

Table 7. Antialiasing Filter Order Image Rejection

High-Resolution Mode

The oversampling ratio is 128 in High-Resolution mode. [Figure 59](#page-33-0) shows the frequency response in High-Resolution mode normalized to f_{DATA} . [Figure 60](#page-33-1) shows the passband ripple, and the transition from passband to stop band is shown in [Figure 61.](#page-33-2) The overall frequency response repeats at multiples of the modulator frequency f_{MOD} (128 \times f_{DATA}), as shown in [Figure 62.](#page-33-3) The stop band of the ADS1278 provides 100 dB attenuation of frequencies that begin just beyond the passband and continue out to f_{MOD} . Placing an antialiasing, low-pass filter in front of the ADS1278 inputs is recommended to limit possible high-amplitude out-of-band signals and noise. Often, a simple RC filter is sufficient. [Table 7](#page-32-4) lists the image rejection versus external filter order.

Figure 59. Frequency Response for High-Resolution Mode

Figure 60. Passband Response for High-Resolution Mode

Figure 61. Transition Band Response for High-**Resolution mode**

Figure 62. Frequency Response Out to f_{MOD} for **High-Resolution Mode**

PHASE RESPONSE Table 8. Ideal Output Code versus Input Signal

The ADS1278 incorporates a multiple stage, linear phase digital filter. Linear phase filters exhibit constant delay time versus input frequency (constant group delay). This characteristic means the time delay from any instant of the input signal to the same instant of the output data is constant and is independent of input signal frequency. This behavior results in essentially zero phase errors when analyzing multi-tone signals.

SETTLING TIME

As with frequency and phase response, the digital filter also determines settling time. [Figure 63](#page-34-0) shows (1) Excludes effects of noise, INL, offset, and gain errors. the output settling behavior after a step change on the analog inputs normalized to conversion periods. **ANALOG INPUTS (AINP, AINN)** The X-axis is given in units of conversion. Note that after the step change on the input occurs, the output The ADS1278 measures each differential input signal data change very little prior to 30 conversion periods. $V_{\text{int}} = (AINP - AINN)$ against the common differential data change very little prior to 30 conversion periods. $V_{\text{IN}} = (AINP - AINN)$ against the common differential The output data are fully settled after 76 conversion efference $V_{\text{per}} = (VREFP - VREFN)$. The most The output data are fully settled after 76 conversion reference V_{REF} = (VREFP – VREFN). The most periods for High-Speed and Low-Power modes, and positive measurable differential input is +V_{PEE}, which periods for High-Speed and Low-Power modes, and positive measurable differential input is $+V_{REF}$, which 78 conversion periods for High-Resolution mode.

A positive full-scale input produces an ideal output code of 7FFFFFh, and the negative full-scale input The ADS1278 is a very high-performance ADC. For produces an ideal output code of 800000h. The optimum performance, it is critical that the appropriate output clips at these codes for signals exceeding full-
circuitry be used to drive the ADS1278 inputs. See scale. [Table 8](#page-34-1) summarizes the ideal output codes for the [Application Information](#page-47-0) section for several different input signals. The commended circuits.

produces the most positive digital output code of 7FFFFFh. Likewise, the most negative measurable differential input is $-V_{REF}$, which produces the most negative digital output code of 800000h.

For optimum performance, the inputs of the ADS1278 are intended to be driven differentially. For singleended applications, one of the inputs (AINP or AINN) can be driven while the other input is fixed (typically to AGND or 2.5 V). Fixing the input to 2.5 V permits bipolar operation, thereby allowing full use of the entire converter range.

While the ADS1278 measures the differential input signal, the absolute input voltage is also important. This value is the voltage on either input (AINP or AINN) with respect to AGND. The range for this voltage is:

Figure 63. Step Response –0.1 V < (AINN or AINP) < AVDD + 0.1 V

If either input is taken below –0.4 V or above **DATA FORMAT EXECUTE:** (AVDD + 0.4 V), ESD protection diodes on the inputs may turn on. If these conditions are possible, external The ADS1278 outputs 24 bits of data in twos
complement format.
required to limit the input current to sete values (see required to limit the input current to safe values (see
the Absolute Maximum Ratings table).

The ADS1278 uses switched-capacitor circuitry to measure the input voltage. Internal capacitors are charged by the inputs and then discharged. [Figure 64](#page-35-0) shows a conceptual diagram of these circuits. Switch S_2 represents the net effect of the modulator circuitry in discharging the sampling capacitor; the actual implementation is different. The timing for switches S_1 and S_2 is shown in [Figure 65](#page-35-1). The sampling time (t_{SAMPLE}) is the inverse of modulator sampling frequency (f_{MOD}) and is a function of the mode, the CLKDIV input, and CLK frequency, as shown in **Figure 66. Effective Input Impedances** [Table 9.](#page-35-2)

Figure 65. S¹ and S² Switch Timing for [Figure 64](#page-35-0)

The average load presented by the switched capacitor input can be modeled with an effective differential impedance, as shown in [Figure 66.](#page-35-5) Note that the effective impedance is a function of f_{MOD} .

VOLTAGE REFERENCE INPUTS (VREFP, VREFN)

The voltage reference for the ADS1278 ADC is the differential voltage between VREFP and VREFN: V_{RFF} = (VREFP – VREFN). The voltage reference is common to all channels. The reference inputs use a structure similar to that of the analog inputs with the equivalent circuitry on the reference inputs shown in [Figure 67](#page-35-3). As with the analog inputs, the load presented by the switched capacitor can be modeled with an effective impedance, as shown in [Figure 68.](#page-35-4) However, the reference input impedance depends on the number of active (enabled) channels in addition to f_{MOD} . As a result of the change of reference input impedance caused by enabling and disabling Figure 64. Equivalent Analog Input Circuitry and reference should be noted, so as not to affect the readings.

Figure 68. Effective Reference Impedance

ESD diodes protect the reference inputs. To keep **Table 10. Clock Input Options** fithese diodes from turning on, make sure the voltages on the reference pins do not go below AGND by more than 0.4 V, and likewise do not exceed AVDD by 0.4 V. If these conditions are possible, external Schottky clamp diodes or series resistors may be required to limit the input current to safe values (see the [Absolute Maximum Ratings](#page-11-0) table).

Note that the valid operating range of the reference inputs is limited to the following parameters:

The ADS1278 requires a clock input for operation. The individual converters of the ADS1278 operation by the status of the digital input MODE[1:0] pins, as
from the same clock input. At the maximum data rate,
the clock inpu Speed mode, determined by the setting of the **Table 11. Mode Selection**
CLKDIV input. For High-Speed mode, the maximum **CLK** input frequency is 32.768 MHz. For High-Resolution mode, the maximum CLK input frequency is 27 MHz. The selection of the external clock frequency (f_{CLK}) does not affect the resolution of the ADS1278. Use of a slower f_{CLK} can reduce the power consumption of an external clock buffer. The output data rate scales with clock frequency, down to a minimum clock frequency of f_{CLK} = 100 kHz. [Table 10](#page-36-0) $\,$ (1) f_{CLK} = 27 MHz max (32.768MHz max in High-Speed mode). summarizes the ratio of the clock input frequency
 (f_{CLK}) to data rate (f_{DATA}) , maximum data rate and

corresponding maximum clock input for the four

ready; see [Figure 69](#page-37-0) and [Table 12](#page-37-1). operating modes.

As with any high-speed data converter, a high-quality,
low-jitter clock is essential for optimum performance.
Crystal clock oscillators are the recommended clock
source. Make sure to avoid excess ringing on the
clock input possible, and using a 50-Ω series resistor placed close to the source end, often helps.

www.ti.com SBAS447E –MARCH 2009–REVISED APRIL 2013

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

–0.1 V ≤ VREFN ≤ +0.1 V **MODE SELECTION (MODE)**

VREFN + 0.5 V ≤ VREFP ≤ AVDD + 0.1 V The ADS1278 supports four modes of operation: High-Speed, High-Resolution, Low-Power, and Low-**CLOCK INPUT (CLK)** Speed. The modes offer optimization of speed,
 The Mode selection is determined resolution, and power. Mode selection is determined

MODE[1:0]	MODE SELECTION	MAX f_{DATA} (1)	
00	High-Speed	128,000	
01	High-Resolution	52,734	
10	Low-Power	52,734	
11	Low-Speed	10,547	

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

FXAS NSTRUMENTS

SBAS447E –MARCH 2009–REVISED APRIL 2013 **www.ti.com**

Figure 69. Mode Change Timing

The ADS1278 can be synchronized by pulsing the requirement. SYNC pin low and then returning the pin high. When
the pin goes low, the conversion process stops, and
the internal counters used by the digital filter are
reset. When the SYNC pin returns high, the
conversion process rest conversion process restarts. Synchronization allows the conversion to be aligned with an external event, is taken low; see [Figure 70.](#page-38-1) After SYNC is returned such as the changing of an external multiplexer on high, DRDY stays high while the digital filter is the analog inputs, or by a reference timing pulse. Settling. Once valid data are ready for retrieval,

DRDY goes low. Because the ADS1278 converters operate in parallel from the same master clock and use the same SYNC In the Frame-Sync format, DOUT goes low as soon input control, they are always in synchronization with as SYNC is taken low; see [Figure 71](#page-38-0). After SYNC is each other. The aperture match among internal returned high, DOUT stays low while the digital filter channels is typically less than 500 ps. However, the is settling. Once valid data are ready for retrieval, synchronization of multiple devices is somewhat DOUT begins to output valid data. For proper different. At device power-on, variations in internal synchronization, FSYNC, SCLK, and CLK must be reset thresholds from device to device may result in established before taking SYNC high, and must then uncertainty in conversion timing. The same of the clock inputs (CLK, FSYNC or

The SYNC pin can be used to synchronize multiple
devices to within the same CLK cycle. [Figure 70](#page-38-1) assert the SYNC pin. illustrates the timing requirement of SYNC and CLK For consistent performance, re-assert SYNC after in SPI format. device power-on when data first appear.

SYNCHRONIZATION (SYNC) See [Figure 71](#page-38-0) for the Frame-Sync format timing

38 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS447E&partnum=ADS1278-HT) Copyright © 2009–2013, Texas Instruments Incorporated

[ADS1278-HT](http://www.ti.com/product/ads1278-ht?qgpn=ads1278-ht)

www.ti.com SBAS447E –MARCH 2009–REVISED APRIL 2013

Figure 70. Synchronization Timing (SPI Protocol)

Table 13. SPI Protocol

Figure 71. Synchronization Timing (Frame-Sync Protocol)

Table 14. Frame-Sync Protocol

channel. The channels of the ADS1278 can be independently powered down by use of the PWDN inputs. To enter After powering up one or more channels, the the power-down mode, hold the respective PWDN pin channels are synchronized to each other. It is not low for at least two CLK cycles. To exit power-down, enecessary to use the SYNC pin to synchronize them.

As shown in [Figure 72](#page-39-0) and [Table 15,](#page-39-1) a maximum of
130 conversion cycles must elapse for SPI interface,
and 129 conversion cycles must elapse for SPI interface,
Sync, before reading data after exiting power-down.
Data from c

- 1. Count the number of data conversions after taking the PWDN pin high.
- 2. Delay 129/f_{DATA} or 130/f_{DATA} after taking the PWDN pins high, then read data.

POWER-DOWN (PWDN) 3. Detect for non-zero data in the powered-up

return the corresponding PWDN pin high. Note that
when all channels are powered down, the ADS1278
enters a microwatt (µW) power state where all
internal biasing is disabled. In this state, the
TEST[1:0] input pins must be

Figure 72. Power-Down Timing

Data can be read from the ADS1278 with two
interface protocols (SPI or Frame-Sync) and several prevent glitches from accidentally shifting the data. options of data formats (TDM/Discrete and SCLK may be run as fast as the CLK frequency. Fixed/Dynamic data positions). The FORMAT[2:0] SCLK may be either in free-running or stop-clock inputs are used to select among the options. [Table 16](#page-40-0) operation between conversions. Note that one f_{CLK} is lists the available options. See the *DOUT Modes* required after the falling edge of \overline{DRDY} until the first lists the available options. See the *[DOUT Modes](#page-41-0)* required after the falling edge of DRDY until the first section for details of the DOUT Mode and Data rising edge of SCLK. For best performance, limit

FORMAT[2:0]	INTERFACE PROTOCOL	DOUT MODE	DATA POSITION
000	SPI	TDM	Dynamic
001	SPI	TDM	Fixed
010	SPI	Discrete	
011	Frame-Sync	TDM	Dynamic
100	Frame-Sync	TDM	Fixed
101	Frame-Sync	Discrete	
110	Modulator Mode		

Data are retrieved from the ADS1278 using the serial interface. Two protocols are available: SPI and Frame-Sync. The same pins are used for both interfaces: SCLK, DRDY/FSYNC, DOUT[8:1], and DIN. The FORMAT[2:0] pins select the desired interface protocol.

SPI SERIAL INTERFACE

The SPI-compatible format is a read-only interface. **DOUT**

frequency of 27 MHz, maximum. For CLK input modulator data output for each channel (see the channel of each ch
channel above 27 MHz (High-Speed mode only) Modulator Output section). operation above 27 MHz (High-Speed mode only), use Frame-Sync format.

input and shifts out data on DOUT on the falling edge. It also shifts in data on the falling edge on DIN be used with either the SPI or Frame-Sync formats.
when this pin is being used for daisy-chaining. The Data are shifted in on the falling edge of SCLK. When when this pin is being used for daisy-chaining. The Data are shifted in on the falling edge of SCLK. When
device shifts data out on the falling edge and the user using only one ADS1278, tie DIN low. See the Daisydevice shifts data out on the falling edge and the user using only one ADS1278, tie DIN low.
normally shifts this data in on the rising edge.
Chaining section for more information. normally shifts this data in on the rising edge.

FORMAT[2:0] Even though the SCLK input has hysteresis, it is
recommended to keep SCLK as clean as possible to

rising edge of SCLK. For best performance, limit Position. Figure 1. Figure 1. Figure 1. Figure 1. Figure 1. Figure 1. The ratios of 1, 1/2, 1/4, 1/8, etc. When the device is configured for modulator output, SCLK **Table 16. Data Output Format** becomes the modulator clock output (see the *[Modulator Output](#page-45-0) section*).

DRDY/FSYNC (SPI Format)

In the SPI format, this pin functions as the DRDY output. It goes low when data are ready for retrieval and then returns high on the falling edge of the first subsequent SCLK. If data are not retrieved (that is, SCLK is held low), DRDY pulses high just before the next conversion data are ready, as shown in [Figure 73](#page-40-1). The new data are loaded within one CLK cycle before DRDY goes low. All data must be shifted out before this time to avoid being overwritten. **SERIAL INTERFACE PROTOCOLS**

Figure 73. DRDY Timing with No Readback

Data ready for retrieval are indicated by the falling

DRDY output and are shifted out on the falling edge

of SCLK, MSB first. The interface can be daisy-

chained using the DIN input when using multiple

devices. See the NOTE: The SPI format is limited to a CLK input for modulator output, DOUT[8:1] becomes the frequency of 27 MHz maximum For CLK input modulator data output for each channel (see the

DIN

SCLK SCLK This input is used when multiple ADS1278s are to be The serial clock (SCLK) features a Schmitt-triggered daisy-chained together. The DOUT1 pin of the first innut and shifts out data on DOUT on the falling device connects to the DIN pin of the next, etc. It can

FRAME-SYNC SERIAL INTERFACE DOUT

Frame-Sync format is similar to the interface often The conversion data are shifted out on DOUT[8:1]. used on audio ADCs. It operates in slave The MSB data become valid on DOUT[8:1] after fashion—the user must supply framing signal FSYNC FSYNC goes high. The subsequent bits are shifted
(similar to the *left/right clock* on stereo audio ADCs) out with each falling edge of SCLK. If daisy-chaining, (similar to the *left/right clock* on stereo audio ADCs) and the serial clock SCLK (similar to the *bit clock* on the data shifted in using DIN appear on DOUT[8:1]
audio ADCs). The data are output MSB first or *left*- after all channel data have been shifted out. When audio ADCs). The data are output MSB first or *left*- after all channel data have been shifted out. When
justified on the rising edge of FSYNC. When using the device is configured for modulator output, DOUT justified on the rising edge of FSYNC. When using Frame-Sync format, the FSYNC and SCLK inputs becomes the modulator data output (see the must be continuously running with the relationships *Modulator Output* section). must be continuously running with the relationships shown in the [Frame-Sync Timing Requirements](#page-19-0).

The serial clock (SCLK) features a Schmitt-triggered daisy-chained together. It can be used with either SPI input and shifts out data on DOUT on the falling or Frame-Sync formats. Data are shifted in on the edge. It also shifts in data on the falling edge on DIN alling edge of SCLK. When using only one
when this pin is being used for daisy-chaining. Even ADS1278, tie DIN low. See the *Daisy-Chaining* when this pin is being used for daisy-chaining. Even though SCLK has hysteresis, it is recommended to section for more information. keep SCLK as clean as possible to prevent glitches from accidentally shifting the data. When using **DOUT MODES** Frame-Sync format, SCLK must run continuously. If it
is shut down, the data readback will be corrupted.
The number of SCLKs within a frame period (FSYNC
clock) can be any power-of-2 ratio of CLK cycles (1,
1/2, 1/4, etc), within one frame. When the device is configured for **TDM Mode** modulator output, SCLK becomes the modulator **TDM Mode** clock output (see the *[Modulator Output](#page-45-0)* section). In TDM (time-division multiplexed) data output mode,

DIN

SCLK SCLK This input is used when multiple ADS1278s are to be

the data for all channels are shifted out, in sequence, **DRDY/FSYNC (Frame-Sync Format)** on a single pin (DOUT1). As shown in [Figure 74,](#page-41-1) the In Frame-Sync format, this pin is used as the FSYNC
input. The frame-sync input (FSYNC) sets the frame
period, which must be the same as the data rate. The
period, which must be the same as the data rate. The
required num format of the TDM mode can be fixed or dynamic.

Figure 74. TDM Mode (All Channels Enabled)

In this TDM data output mode, the data position of In this TDM data output mode, when a channel is the channels remain fixed, regardless of whether the powered down, the data from higher channels shift channels shift channels are powered down. If a channel is powered one position in the data stream to fill the vacated d down, the data are forced to zero but occupy the slot. [Figure 76](#page-42-0) shows the data stream with channel 1 same position within the data stream. [Figure 75](#page-42-1) and channel 3 powered down. shows the data stream with channel 1 and channel 3 powered down. **Discrete Data Output Mode**

TDM Mode, Fixed-Position Data TDM Mode, Dynamic Position Data

one position in the data stream to fill the vacated data

In Discrete data output mode, the channel data are shifted out in parallel using individual channel data output pins DOUT[8:1]. After the 24th SCLK, the channel data are forced to zero. The data are also forced to zero for powered down channels. [Figure 77](#page-43-1) shows the discrete data output format.

Figure 75. TDM Mode, Fixed-Position Data (Channels 1 and 3 Shown Powered Down)

Figure 76. TDM Mode, Dynamic Position Data (Channels 1 and 3 Shown Powered Down)

NSTRUMENTS

FXAS

SBAS447E –MARCH 2009–REVISED APRIL 2013 **www.ti.com**

Multiple ADS1278s can be daisy-chained together to output data on a single pin. The DOUT1 data output pin of one device is connected to the DIN of the next device. As shown in [Figure 78,](#page-44-0) the DOUT1 pin of device 1 provides the output data to a controller, and the DIN of device 2 is grounded. [Figure 79](#page-44-1) shows the data format when reading back data.

The maximum number of channels that may be daisy-chained in this way is limited by the frequency of f_{SCLK} , the mode selection, and the CLKDIV input. The frequency of f_{SCLK} must be high enough to
completely shift the data out from all channels within
one f_{DATA} period. [Table 17](#page-43-2) lists the maximum number
of daisy-chained channels when $f_{SCLK} = f_{CLK}$.

To increase the number of data channels possible in output of one ADS1278.
a chain, a segmented DOUT scheme may be used, a chain, a esginemed DOOT sensition may be assa,
producing two data streams. [Figure 80](#page-44-2) illustrates four
ADS1278s, with pairs of ADS1278s daisy-chained devices are ready after the rising edge of FSYNC. together. The channel data of each daisy-chained Since DOUT1 and DIN are both shifted on the falling pair are shifted out in parallel and received by the edge of SCLK, the propagation delay on DOUT1
processor through independent data channels. experience a setup time on DIN. Minimize the skew in

Table 17. Maximum Channels in a Daisy-Chain

Table 17. Maximum Channels in a Daisy-Chain DAISY-CHAINING (fSCLK = f_{CLK}**)** (continued)

$(f_{SCI K} = f_{CI K})$			

protocol, it is only necessary to monitor the DRDY

creates a setup time on DIN. Minimize the skew in SCLK to avoid timing violations.

Note: The number of chained devices is limited by the SCLK rate and device mode.

Figure 78. Daisy-Chaining of Two Devices, SPI Protocol (FORMAT[2:0] = 000 or 001)

Figure 79. Daisy-Chain Data Format of [Figure 78](#page-44-0)

Note: The number of chained devices is limited by the SCLK rate and device mode.

Figure 80. Segmented DOUT Daisy-Chain, Frame-Sync Protocol (FORMAT[2:0] = 011 or 100)

POWER SUPPLIES

The ADS1278 has three power supplies: AVDD, DVDD, and IOVDD. AVDD is the analog supply that powers the modulator, DVDD is the digital supply that **MODULATOR OUTPUT** powers the digital core, and IOVDD is the digital I/O powers the digital core, and IOVDD is the digital I/O
power supply. The IOVDD and DVDD power supplies
can be tied together if desired (1.8 V). To achieve
rated performance, it is critical that the power
supplies are bypass

[Figure 81](#page-45-2) shows the start-up sequence of the device is required. To invoke the modulator output, tie ADS1278. At power-on, bring up the DVDD supply FORMAT[2:0], as shown in [Figure 82.](#page-45-3) DOUT[8:1]
first, followed by IOVDD and then AVDD. Check the then becomes the modulator data stream outputs for power-supply sequence for proper order, including each channel and SCLK becomes the modulator the ramp rate of each supply. DVDD and IOVDD may clock output. The DRDY/FSYNC pin becomes an the ramp rate of each supply. DVDD and IOVDD may clock output. The DRDY/FSYNC pin becomes an be sequenced at the same time if the supplies are unused output and can be ignored. The normal tied together. Each supply has an internal reset circuit operation of the Frame-Sync and SPI interfaces is
whose outputs are summed together to generate a origabled, and the functionality of SCLK changes from global power-on reset. After the supplies have an input to an output, as shown in [Figure 82.](#page-45-3) exceeded the reset thresholds, 2^{18} f_{CLK} cycles are counted before the converter initiates the conversion process. Following the CLK cycles, the data for 129 conversions are suppressed by the ADS1278 to allow output of fully-settled data. In SPI protocol, DRDY is held high during this interval. In frame-sync protocol, DOUT is forced to zero. The power supplies should be applied before any analog or digital pin is driven. For consistent performance, assert SYNC after device power-on when data first appear.

Figure 81. Start-Up Sequence

supplies are bypassed with $0.1-\mu F$ and $10-\mu F$
capacitors placed as close as possible to the supply
pins. A single $10-\mu F$ ceramic capacitor may be
substituted in place of the two capacitors.
substituted in place of the then becomes the modulator data stream outputs for unused output and can be ignored. The normal disabled, and the functionality of SCLK changes from
an input to an output, as shown in Figure 82.

Figure 82. Modulator Output

In modulator output mode, the frequency of the modulator clock output (SCLK) depends on the mode selection of the ADS1278. [Table 18](#page-45-1) lists the modulator clock output frequency and DVDD current versus device mode.

Figure 83 shows the timing relationship of the modulator clock and data outputs.

The data output is a modulated 1s density data stream. When $V_{IN} = +V_{REF}$, the 1s density is approximately 80% and when $V_{IN} = -V_{REF}$, the 1s density is approximately 20%.

Figure 83. Modulator Output Timing WOOM OUTPUT

continuity testing of the digital I/O pins. In this mode, therefore, the output should only be used to drive the normal functions of the digital pins are disabled high-impedance nodes (> 1 M Ω). In some cases, and routed to each other as pairs through internal external buffer may be pecessary. A 0.1-uE bypass logic, as shown in [Table 19](#page-46-1). The pins in the left capacitor is recommended to reduce noise pickup. column drive the output pins in the right column. **Note:** some of the digital input pins become outputs; these outputs must be accommodated in the design. The analog input, power supply, and ground pins all remain connected as normal. The test mode is engaged by setting the pins TEST $[1:0] = 11$. For normal converter operation, set TEST[1:0] = 00. Do not use '01' or '10'. **Figure 84. VCOM Output**

www.ti.com SBAS447E –MARCH 2009–REVISED APRIL 2013

The VCOM pin provides a voltage output equal to **PIN TEST USING TEST[1:0] INPUTS** AVDD/2. The intended use of this output is to set the output common-mode level of the analog input The test mode feature of the ADS1278 allows drivers. The drive capability of the output is limited; external buffer may be necessary. A 0.1-μF bypass

- should not be shared with devices that produce
voltage spikes (such as relays, LED display
Commons Pleasment: Pleas the power supply
- both AGND and DGND pins can be used. If the device than the smaller ceramic capacitors. separate digital and analog grounds are used, connect the grounds together at the converter.
- 3. **Digital Inputs:** It is recommended to sourceterminate the digital inputs to the device with 50- Ω series resistors. The resistors should be placed close to the driving end of digital source (oscillator, logic gates, DSP, etc.) This placement helps to reduce ringing on the digital lines (ringing may lead to degraded ADC performance).
- 4. **Analog/Digital Circuits:** Place analog circuitry (input buffer, reference) and associated tracks together, keeping them away from digital circuitry (DSP, microcontroller, logic). Avoid crossing digital tracks across analog tracks to reduce noise coupling and crosstalk.
- 5. **Reference Inputs:** It is recommended to use a minimum 10-μF tantalum with a 0.1-μF ceramic capacitor directly across the reference inputs, VREFP and VREFN. The reference input should be driven by a low-impedance source. For best performance, the reference should have less than 3 μ V_{RMS} in-band noise. For references with noise higher than this level, external reference filtering may be necessary.
- To obtain the specified performance from the the specified performance from the differentially to achieve specified ADS1278, the following layout and component quidelines should be considered.

guidelines should be conside 1. **Power Supplies:** The device requires three purpose. Route the analog inputs tracks (AINP, power supplies for operation: DVDD, IOVDD, and AINN) as a pair from the buffer to the converter power supplies for operation: DVDD, IOVDD, and AINN) as a pair from the buffer to the converter
AVDD. The allowed range for DVDD is 1.65 V to surviving short direct tracks and away from digital AVDD. The allowed range for DVDD is 1.65 V to using short, direct tracks and away from digital $\frac{1.95 \text{ V}}{1.95 \text{ V}}$; the range of IOVDD is 1.65 V to 3.6 V; tracks A 1-nF to 10-nF capacitor should be used tracks. A 1-nF to 10-nF capacitor should be used AVDD is restricted to 4.75 V to 5.25 V. For all directly across the analog input pins, AINP and supplies, use a 10-µF tantalum capacitor, all all all all all all all all as COG or film supplies, use a 10-μF tantalum capacitor, AINN. A low-k dielectric (such as COG or film
bypassed with a 0.1-μF ceramic capacitor, placed by type) should be used to maintain low THD bypassed with a 0.1-µF ceramic capacitor, placed type) should be used to maintain low THD.
close to the device pins. Alternatively, a single capacitors from each analog input to ground can Capacitors from each analog input to ground can 10-μF ceramic capacitor can be used. The be used. They should be no larger than 1/10 the supplies should be relatively free of noise and size of the difference capacitor (typically 100 pF) size of the difference capacitor (typically 100 pF)
- voltage spikes (such as relays, LED display
drivers, etc.). If a switching power-supply source
is used, the voltage ripple should be low (less
than 2 mV) and the switching frequency outside
the passband of the converter.
t 2. **Ground Plane:** A single ground plane connecting decoupling capacitors can be located farther from

APPLICATION INFORMATION

SBAS447E –MARCH 2009–REVISED APRIL 2013 **www.ti.com**

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADS1278-HT :

- Catalog : [ADS1278](http://focus.ti.com/docs/prod/folders/print/ads1278.html)
- Enhanced Product : [ADS1278-EP](http://focus.ti.com/docs/prod/folders/print/ads1278-ep.html)
- _● Space : <mark>ADS</mark>1278-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TEXAS INSTRUMENTS

www.ti.com 5-Jan-2022

PACKAGE MATERIALS INFORMATION

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

HKP (S-CQFP-G84)

CERAMIC QUAD FLATPACK - GULL WING

- NOTES: A. All linear dimensions are in millimeters (inches).
	- This drawing is subject to change without notice. **B.**
	- C. Ceramic quad flatpack with formed leads.
	- D. This package is hermetically sealed with a metal lid.
	- E. The leads are gold plated and can be solderdipped.
	- F. Lid and heat pad are electrically connected.

10 x 10, 0.5 mm pitch QUAD FLATPACK

GENERIC PACKAGE VIEW

PAP 64 HTQFP - 1.2 mm max height

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

PAP0064G PowerPAD[™] TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs.
- 4. Strap features may not be present.
- 5. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT

PAP0064G PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package,
- Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004). 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PAP0064G PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

HFQ (S-CQFP-F84)

CERAMIC QUAD FLATPACK WITH NCTB

NOTES: A. All linear dimensions are in millimeters (inches).

- This drawing is subject to change without notice. **B.**
- Ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier. $C.$
- D. This package is hermetically sealed with a metal lid.
- E. The leads are gold plated and can be solderdipped.
- F. Leads not shown for clarity purposes.
- G. Lid and heat sink are connected to GND leads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated