19-0795; Rev 1; 3/08

8-Bit, 2.2Gsps ADC with Track/Hold Amplifier and 1:4 Demultiplexed LVDS Outputs

General Description

The MAX109, 2.2Gsps, 8-bit, analog-to-digital converter (ADC) enables the accurate digitizing of analog signals with frequencies up to 2.5GHz. Fabricated on an advanced SiGe process, the MAX109 integrates a highperformance track/hold (T/H) amplifier, a quantizer, and a 1:4 demultiplexer on a single monolithic die. The MAX109 also features adjustable offset, full-scale voltage (via REFIN), and sampling instance allowing multiple ADCs to be interleaved in time.

EVALUATION KIT AVAILABLE

The innovative design of the internal T/H amplifier, which has a wide 2.8GHz full-power bandwidth, enables a flat-frequency response through the second Nyquist region. This results in excellent ENOB performance of 6.9 bits. A fully differential comparator design and decoding circuitry reduce out-of-sequence code errors (thermometer bubbles or sparkle codes) and provide excellent metastability performance (1014 clock cycles). This design guarantees no missing codes.

The analog input is designed for both differential and single-ended use with a 500mVp-p input-voltage range. The output data is in standard LVDS format, and is demultiplexed by an internal 1:4 demultiplexer. The LVDS outputs operate from a supply-voltage range of 3V to 3.6V for compatibility with single 3V-reference systems. Control inputs are provided for interleaving additional MAX109 devices to increase the effective system-sampling rate.

The MAX109 is offered in a 256-pin Super Ball-Grid Array (SBGA) package and is specified over the extended industrial temperature range (-40°C to +85°C).

Applications

Radar Warning Receivers (RWR)

Light Detection and Ranging (LIDAR)

Digital RF/IF Signal Processing

Electronic Warfare (EW) Systems

High-Speed Data-Acquisition Systems

Digital Oscilloscopes

High-Energy Physics Instrumentation

ATE Systems

Features

- ♦ **Ultra-High-Speed, 8-Bit, 2.2Gsps ADC**
- ♦ **2.8GHz Full-Power Analog Input Bandwidth**
- ♦ **Excellent Signal-to-Noise Performance 44.6dB SNR at fIN = 300MHz 44dB SNR at fIN = 1600MHz**
- ♦ **Superior Dynamic Range at High-IF 61.7dBc SFDR at fIN = 300MHz 50.3dBc SFDR at fIN = 1600MHz -60dBc IM3 at fIN1 = 1590MHz and fIN2 = 1610MHz**

MAXM

- ♦ **500mVP-P Differential Analog Inputs**
- ♦ **6.8W Typical Power Including the Demultiplexer**
- ♦ **Adjustable Range for Offset, Full-Scale, and Sampling Instance**
- ♦ **50**Ω **Differential Analog Inputs**
- ♦ **1:4 Demultiplexed LVDS Outputs**
- ♦ **Interfaces Directly to Common FPGAs with DDR and QDR Modes**

Ordering Information

 $D = Dry$ pack.

Pin Configuration

MAXIM

__ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Figure 1. Functional Diagram of the MAX109

MAX109

ABSOLUTE MAXIMUM RATINGS

Note 1: Thermal resistance is based on a 5in x 5in multilayer board. The data sheet assumes a thermal environment of 3°C/W. Thermal resistance may be different depending on airflow and heatsink cooling capabilities.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{\text{CC}}A = V_{\text{CC}}I = V_{\text{CC}}D = 5V$, $V_{\text{CC}}O = 3.3V$, $V_{\text{EE}} = -5V$, GNDA = GNDI = GNDD = GNDR = 0V, VOSADJ = SAMPADJ = open, digital output pins differential RL = 100Ω. Specifications ≥ +25°C guaranteed by production test, < +25°C guaranteed by design and characterization. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

DC ELECTRICAL CHARACTERISTICS (continued)

 $({\rm V_{CC}}{\rm A}$ = ${\rm V_{CC}}{\rm U}=$ ${\rm V_{CC}}{\rm O}$ = 5V, ${\rm V_{CC}}{\rm O}$ = 3.3V, ${\rm V_{EE}}$ = -5V, GNDA = GNDI = GNDD = GNDD = GNDR = 0V, VOSADJ = SAMPADJ = open, digital output pins differential RL = 100Ω. Specifications ≥ +25°C guaranteed by production test, < +25°C guaranteed by design and characterization. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{\text{CC}}A = V_{\text{CC}}I = V_{\text{CC}}D = 5V$, $V_{\text{CC}}O = 3.3V$, $V_{\text{FE}} = -5V$, GNDA = GNDI = GNDD = GNDD = GNDR = 0V, VOSADJ = SAMPADJ = open, digital output pins differential RL = 100Ω. Specifications ≥ +25°C guaranteed by production test, < +25°C guaranteed by design and characterization. Typical values are at $T_A = +25^{\circ}$ C, unless otherwise noted.)

AC ELECTRICAL CHARACTERISTICS

 $(V_{\text{CC}}A = V_{\text{CC}}D = V_{\text{CC}}D = 5V$, $V_{\text{CC}}O = 3.3V$, $V_{\text{FE}} = -5V$, GNDA = GNDI = GNDD = GNDO = GNDR = 0V, f_{CLK} = 2.2Gsps, analog input amplitude at -1dBFS differential, clock input amplitude 400mVp-p differential, digital output pins differential R_L = 100Ω. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

AC ELECTRICAL CHARACTERISTICS (continued)

(V_{CC}A = V_{CC}I = V_{CC}D = 5V, V_{CC}O = 3.3V, V_{EE} = -5V, GNDA = GNDI = GNDD = GNDO = GNDR = 0V, f_{CLK} = 2.2Gsps, analog input amplitude at -1dBFS differential, clock input amplitude 400mVP-P differential, digital output pins differential RL = 100Ω. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

MAXM

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CCA} = V_{CCL} = V_{CCD} = 5V$, $V_{CCO} = 3.3V$, $V_{FE} = -5V$, GNDA = GNDI = GNDD = GNDO = GNDR = 0V, f_{CLK} = 2.2Gsps, analog input amplitude at -1dBFS differential, clock input amplitude 400mVP-P differential, digital output pins differential RL = 100Ω. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

Note 2: Static linearity and offset parameters are computed from a best-fit straight line through the code transition points. The fullscale range (FSR) is defined as 255 x slope of the line where the slope of the line is determined by the end-point code transitions. When the analog input voltage exceeds positive FSR, the output code is 11111111; when the analog input voltage is beyond the negative FSR, the output code is 00000000.

Note 3: Common-mode rejection ratio is defined as the ratio of the change in the transfer-curve offset voltage to the change in the common-mode voltage, expressed in dB.

Note 4: The offset-adjust control input is tied to an internal 1.25V reference level through a resistor.

Note 5: Measured with the positive supplies tied to the same potential, $V_{\text{CC}}A = V_{\text{CC}}D = V_{\text{CC}}I$. V_{CC} varies from 4.75V to 5.25V.

Note 6: To achieve 2.8GHz full-power bandwidth, careful board layout techniques are required.

Note 7: The total harmonic distortion (THD) is computed from the second through the 15th harmonics.

Note 8: Guaranteed by design and characterization.

Note 9: RSTOUTP/RSTOUTN are tested for functionality.

Typical Operating Characteristics

 $(V_{\text{CC}}A = V_{\text{CC}}D = 5V, V_{\text{CC}}O = 3.3V, V_{\text{EE}} = -5V,$ GNDA = GNDI = GNDD = GNDO = GNDR = 0V, f_{CLK} = 2.21184Gsps, analog input amplitude at -1dBFS differential, clock input amplitude 10dBm differential, digital output pins differential R_L = 100Ω. Typical values are at $T_{\rm J}$ = +105°C, unless otherwise noted.)

MAX109 201XAM

MAXIM ___ 7

Typical Operating Characteristics (continued)

 $(V_{\text{CC}}A = V_{\text{CC}}D = 5V, V_{\text{CC}}O = 3.3V, V_{\text{FE}} = -5V, \text{GNDA} = \text{GNDD} = \text{GNDD} = \text{GNDD} = \text{GNDR} = 0V, f_{\text{CLK}} = 2.21184\text{Gsps}, \text{analog}$ input amplitude at -1dBFS differential, clock input amplitude 10dBm differential, digital output pins differential R_L = 100Ω. Typical values are at $T_J = +105$ °C, unless otherwise noted.)

Typical Operating Characteristics (continued)

 $(V_{\text{CC}}A = V_{\text{CC}}D = V_{\text{CC}}D = 5V$, $V_{\text{CC}}O = 3.3V$, $V_{\text{FE}} = -5V$, GNDA = GNDI = GNDD = GNDO = GNDR = 0V, f_{CLK} = 2.21184Gsps, analog input amplitude at -1dBFS differential, clock input amplitude 10dBm differential, digital output pins differential R_L = 100Ω. Typical values are at $T_J = +105^{\circ}C$, unless otherwise noted.)

HD2, HD3 vs. ANALOG INPUT FREQUENCY $(f_{CLK} = 2.49865Gsps, A_{IN} = -1dBFS)$ f IN (MHz) HD2, HD3 (dBc) MAX109 toc14 0 500 1000 1500 2000 2500 -80 -75 -70 -65 -60 -55 -50 -45 -40 -35 -30 HD3 HD2

-THD, SFDR vs. ANALOG INPUT AMPLITUDE $(f_{CLK} = 2.21184Gsps, f_{IN} = 1600.1550MHz)$

HD2, HD3 vs. ANALOG INPUT AMPLITUDE $(f_{CLK} = 2.21184Gsps, f_{IN} = 1600.1550MHz)$

ENOB vs. ANALOG INPUT AMPLITUDE $(f_{CLK} = 2.21184Gsps, f_{IN} = 1600.1550MHz)$

500 750 1000 1250 1500 1750 2000 2250 2500

30

 $(V_{\text{CC}}A = V_{\text{CC}}D = V_{\text{CC}}D = 5V, V_{\text{CC}}O = 3.3V, V_{\text{FE}} = -5V, \text{GNDA} = \text{GN}D = \text{GNDD} = \text{GNDD} = \text{GNDR} = 0V, f_{\text{CLK}} = 2.21184\text{Gsps, analog}$ input amplitude at -1dBFS differential, clock input amplitude 10dBm differential, digital output pins differential R_L = 100Ω. Typical

MAX109

values are at $T_J = +105$ °C, unless otherwise noted.)

Typical Operating Characteristics (continued)

Typical Operating Characteristics (continued)

MAX109 601XVM

MAX109

Pin Description

Pin Description (continued)

Pin Description (continued)

MAXIM

Pin Description (continued)

Pin Description (continued)

Detailed Description

The MAX109 is an 8-bit, 2.2Gsps flash analog-to-digital converter (ADC) with an on-chip T/H amplifier and 1:4 demultiplexed high-speed LVDS outputs. The ADC (Figure 1) employs a fully differential 8-bit quantizer and a unique encoding scheme to limit metastable states and ensures no error exceeds a maximum of 1 LSB.

An integrated 1:4 output demultiplexer simplifies interfacing to the part by reducing the output data rate to one-quarter the sampling clock rate. This demultiplexer circuit has integrated reset capabilities that allow multiple MAX109 converters to be time-interleaved to achieve higher effective sampling rates.

When clocked at 2.2Gsps, the MAX109 provides a typical effective number of bits (ENOB) of 6.9 bits at an analog input frequency of 1600MHz. The MAX109 analog input is designed for both differential and single-ended use with a 500mVP-P full-scale input range. In addition, this fast ADC features an on-chip 2.5V precision bandgap reference. In order to improve the MAX109 gain error further, an external reference may be used (see the Internal Reference section).

Principle of Operation

The architecture of the MAX109 provides the fastest multibit conversion of all common integrated ADC designs. The key to its architecture is an innovative, high-performance comparator design. The MAX109 quantizer and its encoding logic translate the comparator outputs into a parallel 8-bit output code and pass the binary code on to the 1:4 demultiplexer. Four separate ports (PortA, PortB, PortC, and PortD) output true LVDS data at speeds of up to 550Msps per port (depending on how the demultiplexer section is set on the MAX109).

The ideal transfer function appears in Figure 2.

Figure 2. Ideal Transfer Function

On-Chip Track/Hold Amplifier

As with all ADCs, if the input waveform is changing rapidly during conversion, ENOB and signal-to-noise ratio (SNR) specifications will degrade. The MAX109's on-chip, wide-bandwidth (2.8GHz) T/H amplifier reduces this effect and increases the ENOB performance significantly, allowing precise capture of fastchanging analog data at high conversion rates.

The T/H amplifier accepts and buffers both DC- and AC-coupled analog input signals and allows a full-scale signal input range of 500mVP-P. The T/H amplifier's differential 50Ω input termination simplifies interfacing to the MAX109 with controlled impedance lines. Figure 3 shows a simplified diagram of the T/H amplifier stage internal to the MAX109.

MAX109

Figure 3. Internal Structure of the 3.2GHz T/H Amplifier

Figure 4. T/H Aperture Timing

Aperture width, delay, and jitter are parameters that affect the dynamic performance of high-speed converters. Aperture jitter, in particular, directly influences SNR and limits the maximum slew rate (dV/dt) that can be digitized without contributing significant errors. The MAX109's innovative T/H amplifier design limits aperture jitter typically to 0.2ps.

Aperture Width, Aperture Jitter, and Aperture Delay Aperture width (t_{AW}) is the time the T/H circuit requires to disconnect the hold capacitor from the input circuit (e.g., to turn off the sampling bridge and put the T/H unit in hold mode). Aperture jitter $(t_{A,I})$ is the sample-tosample variation in the time between the samples. Aperture delay (t_{AD}) is the time defined between the rising edge of the sampling clock and the instant when an actual sample event is occurring (Figure 4).

Clock System

MAX109

601XVM

The MAX109 clock signals are terminated with 50 Ω to the CLKCOM pin. The clock system provides clock signals, T/H amplifier, quantizer, and all back-end digital blocks. The MAX109 also produces a digitized output clock for synchronization with external FPGA or datacapture devices. Note that there is a 1.6ns delay between the clock input (CLKP/CLKN) and its digitized output representation (DCOP/DCON).

Sampling Point Adjustment (SAMPADJ)

The proper sampling point can be adjusted by utilizing SAMPADJ as the control line. SAMPADJ accepts an input-voltage range of 0 to 2.5V, correlating with up to 32ps timing adjustment. The nominal open-circuit voltage corresponds to the minimum sampling delay. With an input resistance RSAMPADJ of typically 50kΩ, this pin can be adjusted externally with a 10kΩ potentiometer connected between REFOUT and GNDI to adjust for the proper sampling point.

T/H Amplifier to Quantizer Capture Point Adjustment (DELGATE0, DELGATE1)

Another important feature of the MAX109, is the selection of the proper quantizer capture point between the T/H amplifier and the ADC core. Depending on the selected sampling speed for the application, two control lines can be utilized to set the proper capture point between these two circuits. DELGATE0 (LSB) and DEL-GATE1 (MSB) set the coarse timing of the proper capture point. Using these control lines allow the user to adjust the time after which the quantizer latches held data from the T/H amplifier between 25ps and 50ps (Table 1). This timing feature enables the MAX109 T/H amplifier to settle its output properly before the quantizer captures and digitizes the data, thereby achieving the best dynamic performance for any application.

Table 1. Timing Adjustments for T/H Amplifier and Quantizer

MAX109

Internal Reference

The MAX109 features an on-chip 2.5V precision bandgap reference used to generate the full-scale range for the data converter. Connecting REFIN with REFOUT applies the reference output to the positive input of the reference buffer. The buffer's negative input is internally connected to GNDR. It is recommended that GNDR be connected to GNDI on the user's application board.

If required, REFOUT can source up to 2.5mA to supply other external devices. Additionally, an adjustable external reference can be used to adjust the ADC's fullscale range. To use an external reference supply, connect a high-precision bandgap reference to the REFIN pin and leave the REFOUT pin floating. REFIN has a typical input resistance RREFIN of 5kΩ and accepts input voltages of $2.5V \pm 10\%$.

Digital LVDS Outputs

The MAX109 provides data in offset binary format to differential LVDS outputs on four output ports (PortA, PortB, PortC, and PortD). A simplified circuit schematic of the LVDS output cells is shown in Figure 5. All LVDS outputs are powered from the output driver supply V_{CC}O, which can be operated at $3.3V \pm 10\%$. The MAX109 LVDS outputs provide a differential output-voltage swing of 600mVP-P with a common-mode voltage of approximately 1.2V, and must be differentially terminated at the far end of each transmission line pair (true and complementary) with 100Ω.

Data Out-of-Range Operation (DORP, DORN)

A single differential output pair (DORP, DORN) is provided to flag an out-of-range condition, if the applied signal is outside the allowable input range, where outof-range is above positive full scale (+FS) or below

Figure 5. Simplified LVDS Output Circuitry

Table 2. Data Rate Selection for Demultiplexer Operation

 $X = Do$ not care.

negative full scale (-FS). The DORP/DORN transitions high/low whenever any of the four output ports (PortA, PortB, PortC, and PortD) display out-of-range data. DORP/DORN features the same latency as the ADC output data and is demultiplexed in a similar fashion, so that this out-of-range signal and the data samples are time-aligned.

Demultiplexer Operation

The MAX109's internal 1:4 demultiplexer spreads the ADC core's 8-bit data across 32 true LVDS outputs and allows for easy data capture in three different modes. Two TTL/CMOS-compatible inputs are utilized to create the different modes: SDR (standard data rate), DDR

Figure 6. Timing Diagram for SDR Mode, fCLK/4 Mode

(double data rate), and QDR (quadruple data rate). Setting these two bits for different modes allows the user to update and process the outputs at one-quarter (SDR mode), one-eighth (DDR mode), or one-sixteenth (QDR mode) the sampling clock (Table 2), relaxing the need for an ultra-fast FPGA or data-capture interface.

Data is presented on all four ports of the converterdemultiplexer circuit outputs. Note that there is a data latency between the sampled data and each of the output ports. The data latency is 10.5 clock cycles for PortA, 9.5 clock cycles for PortB, 8.5 clock cycles for PortC, and 7.5 clock cycles for PortD. This holds true for all demultiplexer modes. Figures 6, 7, and 8 display the demultiplexer timing for f_{CLK}/4, f_{CLK}/8, and f_{CLK}/16 modes.

Pseudorandom Number (PRN) Generator The MAX109 features a PRN generator that enables the user to test the demultiplexed digital outputs at full clock speed and with a known test pattern. The PRN generator is a combination of shift register and feedback logic with 255 states. When PRN is high, the inter-

Table 3. Pseudorandom Number Generator Patterns

MAX109 201XAM

Figure 7. Timing Diagram for DDR Mode, fCLK/8 Mode

Figure 8. Timing Diagram for QDR Mode, f_{CLK}/16 Mode

Figure 9. Single-Ended Analog Input Signal Swing

Figure 10. Differential Analog Input Signal Swing

Figure 11. Offset Adjustment Circuit

Figure 12. Clock Input Structure

MAXM

nal shift register is enabled and multiplexed with the input of the 1:4 demultiplexer, replacing the quantizer 8-bit output. The test pattern consists of 8 bits. Table 3 depicts the composition of the first and last steps of the PRN pattern. The entire look-up table can be downloaded from the Maxim website at www.maxim-ic.com.

Applications Information

Single-Ended Analog Inputs

The MAX109 is designed to work at full speed for both single-ended and differential analog inputs; however, for optimum dynamic performance it is recommended that the inputs are driven differentially. Inputs INP and INN feature on-chip, laser-trimmed 50Ω termination resistors.

In a typical single-ended configuration, the analog input signal (Figure 9) enters the T/H amplifier stage at the inphase input (INP), while the inverted phase input (INN) is reverse-terminated to GNDI with an external 50Ω resistor. Single-ended operation allows for an input amplitude of 500mVP-P. Table 4 shows a selection of input voltages and their corresponding output codes for single-ended operation.

Differential Analog Inputs

To obtain a full-scale digital output with differential input drive (Figure 10), 250mVP-P must be applied between INP and INN (INP = 125mV and INN = -125 mV). Midscale digital output codes (01111111 or 10000000) occur when there is no voltage difference between INP and INN. For a zero-scale digital output code, the inphase INP input must see -125mV and the inverted input INN must see 125mV. A differential input drive is recommended for best performance. Table 5 represents a selection of differential input voltages and their corresponding output codes.

Offset Adjust

The MAX109 provides a control input (VOSADJ) to compensate for system offsets. The offset adjust input is a self-biased voltage-divider from the internal 2.5V precision reference. The nominal open-circuit voltage is one-half the reference voltage. With an input resistance (RVOSADJ) of typically 50kΩ, VOSADJ can be driven with an external 10kΩ potentiometer (Figure 11) connected between REFOUT and GNDI to correct for offset errors. For stabilizing purposes, decouple this output with a 0.01µF capacitor to GNDI. VOSADJ allows for a typical offset adjustment of ± 10 LSB.

Clock Operation

The MAX109 clock inputs are designed for either single-ended or differential operation (Figure 12) with flexi-

Table 4. Digital Output Codes Corresponding to a DC-Coupled Single-Ended Analog Input

Table 5. Digital Output Codes Corresponding to a DC-Coupled Differential Analog Input

Table 6. Driving Options for DC-Coupled Clock

Table 7. Demultiplexer and Reset Operations

ble input drive requirements. Each clock input is terminated with an on-chip, laser-trimmed 50Ω resistor to CLKCOM (clock-termination return). The CLKCOM termination voltage can be connected anywhere between ground and -2V for compatibility with standard-ECL drive levels. The clock inputs are internally buffered with a preamplifier to ensure proper operation of the data converter, even with small-amplitude sine-wave sources. The MAX109 was designed for single-ended, low-phase noise sine-wave clock signals with as little as 100mV amplitude (-10dBm), thereby eliminating the need for an external ECL clock buffer and its added jitter.

Single-Ended Clock Inputs (Sine-Wave Drive)

Excellent performance is obtained by AC- or DC-coupling a low-phase-noise sine-wave source into a single clock input (Figure 13a, Table 6). For proper DC balance, the undriven clock input should be externally 50Ω

Figure 13a. Single-Ended Clock Input—Sine-Wave Drive

Figure 13b. Differential Clock Input—Sine-Wave Drive

Figure 13c. Single-Ended Clock Input—ECL Drive

Figure 13d. Differential Clock Input—ECL Drive

reverse-terminated to GNDI. The dynamic performance of the data converter is essentially unaffected by clockdrive power levels from -10dBm to +10dBm. The MAX109 dynamic performance specifications are determined by a single-ended clock drive of 10dBm. To avoid saturation of the input amplifier stage, limit the clock power level to a maximum of 15dBm.

Differential Clock Inputs (Sine-Wave Drive)

The advantages of differential clock drive (Figure 13b, Table 6) can be obtained by using an appropriate balun transformer to convert single-ended sine-wave sources into differential drives. The precision on-chip, laser-trimmed 50Ω clock-termination resistors ensure excellent amplitude matching. See the Single-Ended Clock Inputs (Sine-Wave Drive) section for proper input amplitude requirements.

Single-Ended Clock Inputs (ECL Drive)

Configure the MAX109 for single-ended ECL clock drive by connecting the clock inputs as shown in Figure 13c and Table 6. A well-bypassed VBB supply (-1.3V) is essential to avoid coupling noise into the undriven clock input, which would degrade dynamic performance.

Differential Clock Inputs (ECL Drive)

Drive the MAX109 from a standard differential ECL clock source (Figure 13d, Table 6) by setting the clock termination voltage at CLKCOM to -2V. Bypass the clock termination return (CLKCOM) as close to the ADC as possible with a 0.01µF capacitor connected to GNDI.

Demultiplexer Reset Operation

The MAX109 features an internal 1:4 demultiplexer that reduces the data rate of the output digital data to onequarter the sample clock rate. A reset for the demultiplexer is necessary when interleaving multiple MAX109 converters and/or synchronizing external demultiplexers. The simplified block diagram of Figure 1 shows that the demultiplexer reset signal path consists of four main circuit blocks. From input to output, they are the reset input dual latch, the reset pipeline, the demultiplexer clock generator, and the reset output. The signals associated with the demultiplexer-reset operation and the control of this section are listed in Table 7.

Reset Input Dual Latch

The reset input dual-latch circuit block accepts LVDS reset inputs. For applications that do not require a synchronizing reset, the reset inputs may be left open. Figure 14 shows a simplified schematic of the reset input structure. To latch the reset input data properly, the setup time (tsu) and the data-hold time (t_{HD}) must be met with respect to the rising edge of the sample clock. The timing diagram of Figure 15 shows the timing relationship of the reset input and sampling clock.

Reset Pipeline

The next section in the reset signal path is the reset pipeline. This block adds clock cycles of latency to the

Figure 14. Reset Circuitry—Input Structure

MAX109

Figure 15. Timing Relationship between Sampling Clock and Reset Input

reset signal to match the latency of the converted analog data through the ADC. In this way, when reset data arrives at the RSTOUTP/RSTOUTN LVDS output it will be time-aligned with the analog data present in data ports PortA, PortB, PortC, and PortD at the time the reset input was deasserted.

Demultiplexer Clock Generator

The demultiplexer clock generator creates the clocks required for the different modes of demultiplexer operation. DDR and QDR control the demultiplexed mode selection, as described in Table 2. The timing diagrams in Figures 6, 7, and 8 show the output timing and data alignment for SDR, DDR, and QDR modes, respectively. The phase relationship between the sampling clock at the CLKP/CLKN inputs and the DCO clock at the DCOP/DCON outputs is random at device power-up. Reset all MAX109 devices to a known DCO phase after initial power-up for applications such as interleaving, where two or more MAX109 devices are used to achieve higher effective sampling rates. This synchronization is necessary to set the order of output samples between the devices. Resetting the converters accomplishes this synchronization. The reset signal is used to force the internal counter in the demultiplexer clockgenerator block to a known phase state.

Reset Output

Finally, the reset signal is presented in true LVDS format to the last block of the reset signal path. RSTOUT outputs the time-aligned reset signal, used for resetting additional external demultiplexers in applications that need further output data-rate reduction. Many demultiplexer devices require their reset signal to be asserted for several clock cycles while they are clocked. To accomplish this, the MAX109 DCO clock will continue to toggle while RSTOUT is asserted. When a single MAX109 device is used, no synchronizing reset is required because the order of the samples in the output ports remains unchanged, regardless of the phase of the DCO clock. In all modes, RSTOUT is delayed by 7.5 clock cycles, starting with the first rising edge of CLKP following the falling edge of the RSTINP signal. With the next reset cycle PortD data shows the expected and proper data on the output, while the remaining three ports (PortA, PortB, and PortC) keep their previous data, which may or may not be swallowed, depending on the power-up state of the demultiplexer clock generator. With the next cycle, the right data is presented for all four ports in the proper order. The aforementioned reset output and data-reset operation is valid for SDR, DDR, and QDR modes.

Die Temperature Measurement

The die temperature of the MAX109 can be determined by monitoring the voltage VTEMPMON between the TEMPMON output and GNDI. The corresponding voltage is proportional to the actual die temperature of the converter and can be calculated as follows:

TDIE (°C) = [(VTEMPMON - VGNDI) [×] 1303.5] - 371

The MAX109 exhibits a typical TEMPMON voltage of 0.35V, resulting in an overall die temperature of +90°C. The converter's die temperature can be lowered considerably by *cooling* the MAX109 with a properly sized heatsink. Adding airflow across the part with a small fan can further lower the die temperature, making the system more thermally manageable and stable.

Thermal Management

Depending on the application environment for the SBGA-packaged MAX109, the user can apply an external heatsink with integrated fan to the package after board assembly. Existing open-tooled heatsinks with

Figure 16. Reset Output Timing in Demultiplexed SDR Mode

integrated fans are available from Co-Fan USA (e.g., the 30-1101-02 model, which is used on the evaluation kit of the MAX109). This particular heatsink with integrated fan is available with pre-applied adhesive for easy package mounting.

Bypassing/Layout/Power Supply

Grounding and power-supply decoupling strongly influence the MAX109's performance. At a 2.2GHz clock frequency and 8-bit resolution, unwanted digital crosstalk may couple through the input, reference, power supply, and ground connections and adversely influence the dynamic performance of the ADC. Therefore, closely follow the grounding and power-supply decoupling guidelines (Figure 17). Maxim strongly recommends using a multilayer PCB with separate ground and power-supply planes. Since the MAX109 has separate analog and digital ground connections (GNDA, GNDI, GNDR, and GNDD, respectively), the PCB should feature separate analog and digital ground sections connected at only one point (star ground at the power supply). Digital signals should run above the digital ground plane, and analog signals should run above the analog ground plane. Keep digital signals far away from the sensitive analog inputs, reference inputs, and clock inputs. High-speed signals, including clocks, analog inputs, and digital outputs, should be routed on 50Ω microstrip lines, such as those employed on the MAX109 evaluation kit.

The MAX109 has separate analog and digital powersupply inputs:

- V_{EE} (-5V) is the analog and substrate supply
- Vccl (5V) to power the T/H amplifier, clock distribution, bandgap reference, and reference amplifier
- V_{CC}A (5V) to supply the ADC's comparator array
- V_{CC}O (3.3V) to establish power for all LVDS-based circuit sections
- V_{CC}D (5V) to supply all logic circuits of the data converter

The MAX109 VEE supply contacts must not be left open while the part is being powered up. To avoid this condition, add a high-speed Schottky diode (such as a Motorola 1N5817) between V_{EE} and GNDI. This diode prevents the device substrate from forward biasing, which could cause latchup. All supplies should be decoupled with large tantalum or electrolytic capacitors at the point they enter the PCB. For best performance, bypass all power supplies to the appropriate grounds with a 330µF and 33µF tantalum capacitor to filter powersupply noise, in parallel with 0.1µF capacitors and highquality 0.01µF ceramic chip capacitors. Each power

__ 25

MAX109

MAX109

supply for the chip should have its own 0.01µF capacitor, which should be placed as close as possible to the MAX109 for optimum high-frequency noise filtering.

Static/DC Parameter Definitions

Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. For the MAX109, this straight line is between the endpoints of the transfer function, once offset and gain errors have been nullified. INL deviations are measured at every step of the transfer function and the worst-case deviation is reported in the Electrical Characteristics table.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function. For the MAX109, DNL deviations are measured at every step of the transfer function and the worst-case deviation is reported in the Electrical Characteristics table.

Offset Error

Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point. Ideally, the mid-scale MAX109 transition occurs at 0.5 LSB above mid scale. The offset error is the amount of deviation between the measured mid-scale transition point and the ideal midscale transition point.

Bit Error Rates

Errors resulting from metastable states may occur when the analog input voltage (at the time the sample is taken) falls close to the decision point of any one of the input comparators. Here, the magnitude of the error depends on the location of the comparator in the comparator network. If it is the comparator for the MSB, the error will reach full scale. The MAX109's unique encoding scheme solves this problem by limiting the magnitude of these errors to 1 LSB.

Dynamic/AC Parameter **Definitions**

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

SNR [max] = 6.02 x N + 1.76

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first 15 harmonics (HD2 through HD16), and the DC offset:

SNR = 20 x log (SIGNALRMS/NOISERMS)

Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus

distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset.

Effective Number of Bits (ENOB)

ENOB indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB is calculated from a curve fit referenced to the theoretical full-scale range.

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first 15 harmonics of the input signal to the fundamental itself. This is expressed as:

$$
THD = 20 \times \log \left(\frac{\sqrt{V_2^2 + V_3^2 + \dots + V_{16}^2}}{V_1} \right)
$$

where V1 is the fundamental amplitude, and V₂ through V₁₆ are the amplitudes of the 2nd- through 16th-order harmonics (HD2 through HD16).

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.

Third-Order Intermodulation (IM3)

IM3 is the total power of the third-order intermodulation product to the Nyquist frequency relative to the total input power of the two input tones, f_N 1 and f_N 2. The individual input tone levels are at -7dBFS. The third-order intermodulation products are located at $2 \times f_{IN1}$ - f_{IN2} , $2 \times f_{IN1}$ $f_{IN2} - f_{IN1}$, $2 \times f_{IN1} + f_{IN2}$, and $2 \times f_{IN2} + f_{IN1}$.

Full-Power Bandwidth

A large -1dBFS analog input signal is applied to an ADC and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB. This point is defined as fullpower input bandwidth frequency.

Package Information

For the latest package outline information, go to **www.maxim-ic.com/packages**.

Revision History

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ **29**

© 2008 Maxim Integrated Products **inc. is a registered trademark of Maxim Integrated Products**, Inc.