

# MOSFET – Dual, N-Channel POWERTRENCH®

40 V, 103 A, 2.6 mΩ

# FDMD8240LET40

# Description

This Device Includes Two 40V N-Channel MOSFETs in a Dual Power (3.3 mm x 5 mm) package. HS source and LS Drain are internally connected for half/full bridge, low source inductance package, low  $R_{DS(on)}/Qg$  FOM silicon.

#### **Features**

- Extended T<sub>J</sub> Rating to 175°C
- Max  $R_{DS(on)} = 2.6 \text{ m } \Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 23 \text{ A}$
- Max  $R_{DS(on)} = 3.95 \text{ m} \Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 19 \text{ A}$
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- These Device is Pb-Free, Halide Free, and is RoHS Compliant

## **Typical Applications**

- Synchronous Buck: Primary Switch of Half / Full Bridge Converter for Telecom
- Motor Bridge: Primary Switch of Half / Full bridge Converter for BLDC Motor
- MV POL: Synchronous Buck Switch


# MOSFET MAXIMUM RATINGS T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain to Source Voltage	40	V	
V <sub>GS</sub>	Gate to Source Voltage	± 20	V	
I <sub>D</sub>	Drain Current  - Continuous $T_C$ = 25°C (Note 5)  - Continuous $T_C$ = 100°C (Note 5)  - Continuous $T_A$ = 25°C (Note 1 a)  - Pulsed (Note 4)	103 73 24 489	A	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	216	mJ	
P <sub>D</sub>	Power Dissipation T <sub>C</sub> = 25°C	50	W	
	Power Dissipation $T_A = 25^{\circ}C$ (Note 1 a)	2.5	VV	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +175	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



CASE 483BN



#### **MARKING DIAGRAM**



\$Y = onsemi Logo
Z = Assembly Plant Code
YWW = Date Code (Year & Week)
KK = Lot Traceability Code
FDMD8240LET = Specific Device Code

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
FDMD8240LET40	PQFN12 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	3.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1 a)	60	°C/W


# **ELECTRICAL CHARACTERISTICS** T<sub>.1</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Off Charac	cteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	40	_	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	23	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0 V	_	_	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	±100	nA
On Charac	cteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	2.0	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	-	-6	-	mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 23 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 19 A, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 23 A, T <sub>J</sub> = 150°C	- - -	2.0 3.2 3.3	2.6 3.95 4.3	mΩ
9FS	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 23 A	_	107	_	S
	Characteristics		I.			
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1 MHz	_	3020	4230	pF
C <sub>oss</sub>	Output Capacitance	7	_	876	1230	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1	_	33	52	pF
R <sub>q</sub>	Gate Resistance		0.1	2.8	6	Ω
Switching	Characteristics	•	•	•	•	
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 23 A,	-	12	22	ns
t <sub>r</sub>	Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	_	8	16	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	7	-	36	58	ns
t <sub>f</sub>	Fall Time	7	-	9	18	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V, to 10 V, V <sub>DD</sub> = 20 V, I <sub>D</sub> = 23 A	-	40	56	nC
	Total Gate Charge	V <sub>GS</sub> = 0 V, to 5 V, V <sub>DD</sub> = 20 V, I <sub>D</sub> = 23 A	-	21	30	nC
$Q_{gs}$	Gate-Source Charge	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 23 A	-	9	_	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	<u> </u>	-	5	_	nC
Drain-Soเ	rce Diode Characteristics					
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 23 A (Note 2)	-	0.8	1.3	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.6 A (Note 2)	-	0.7	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 23 A, di/dt = 100 A/μs	-	41	65	ns
Q <sub>rr</sub>	Reverse Recovery Charge		_	21	32	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.




a. 60 °C/W when mounted on a 1 in  $^2\mathrm{pad}$  of 2 oz copper



b. 130 °C/W when mounted on a minimum pad of 2 oz copper

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%
   E<sub>AS</sub> of 216 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 12 A, V<sub>DD</sub> = 40 V, V<sub>GS</sub> =10 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 37 A.
   Pulsed Id please refer to Figure 11 SOA graph for more details.
   Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.



T<sub>J</sub> = -55°C

2 3 4

V<sub>GS</sub>, GATE TO SOURCE VOLTAGE (V)

Figure 5. Transfer Characteristics

T<sub>J</sub> = 175°C

120

90

60

0

1

 $V_{DS} = 5 \dot{V}$ 

ID, DRAIN CURRENT (A)

Figure 6. Source to Drain Diode Forward Voltage vs.
Source Current

5

T<sub>.1</sub> = 25°C

# TYPICAL CHARACTERISTICS (CONTINUED) T, = 25°C UNLESS OTHERWISE NOTED




Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability

Figure 10. Maximum ContinuousDrain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

# **TYPICAL CHARACTERISTICS** (CONTINUED) $T_J = 25^{\circ}C$ UNLESS OTHERWISE NOTED




Figure 13. Junction-to-Case Transient Thermal Response Curve

POWERTRENCH is registered trademark and SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

# **MECHANICAL CASE OUTLINE**

**PACKAGE DIMENSIONS** 






## PQFN12 3.3X5, 0.65P CASE 483BN **ISSUE A**


(A3)

#### **DATE 26 AUG 2021**


0.10 C В Α

PIN#1 □ 0.10 C 12 INDICATOR TOP VIEW





// 0.10 C 0.08 C Ċ



Α1

DETAIL 'A' SCALE: 2:1

SEATING

**PLANE** 

#### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS. PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES: UNLESS OTHERWISE SPECIFIED
<ul> <li>A) THIS PACKAGE CONFORMS TO JEDEC M</li> </ul>

- MO-240, VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.

DIM	MILLIMETERS			
Diivi	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00	-	0.05	
А3	(	).20 REF	•	
b	0.27	0.32	0.37	
D	4.90	5.00	5.10	
D2	1.92	2.04	2.14	
Е	3.20	3.30	3.40	
E2	1.24	1.34	1.44	
E3	0.10	0.20	0.30	
е	0.65 BSC			
e/2	0.325 BSC			
k	0.53 REF			
k1	0.36 REF			
k2	0.52 REF			
L	0.44	0.54	0.64	
Z	0.72 REF			

DOCUMENT NUMBER:	98AON13670G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PQFN12 3.3X5, 0.65P		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales