

# Four-Channel 12-Bit Sampling A/D Converter for Digital Signal Processing

**BLOCK DIAGRAM** 

## AD1334

#### FEATURES

Four-Channel A/D Converter for DSP Includes: Simultaneous or Independent Sampling Capability 12-Bit Accurate A/D Converter 2-Bit Channel ID Tags Each Conversion Result 32-Word FIFO Memory Fully Asynchronous, High Speed Digital Interface Single-Channel Sample Rate Up to 67 kHz Four-Channel Simultaneous Sample Rate Up to 28 kHz Entire System Dynamically Characterized Minimal Effective Aperture Delay Mismatch from Channel-to-Channel & Device-to-Device 15 ns Data Access Time Allows "No Wait State" ADSP-2)00 (A), TMS320625 Interface to: DSP56000, NECµPD77230 Power 250 mW/Channel Low APPLICATIONS Sonar Signal Processing

Robotics/Machine Control Disk-Drive Head Positioning Vibration Analysis

#### PRODUCT DESCRIPTION

The AD1334 is a four-channel, 12-bit, sampling A/D converter system optimized for use in multichannel digital signal processing (DSP) applications. The device consists of four independent sample-and-hold amplifiers, a multiplexer, an A/D converter, a controller, a 32-word FIFO memory and a fully asynchronous high speed digital interface. The product is packaged in a 40-pin hermetic DIP.

The channel controller enables the AD1334 to appear as four independent channels of analog input by generating all of the timing necessary to ensure that the sampled channel is digitized to 12-bit accuracy. Upon receipt of a sample command, the controller will immediately place the sample-and-hold amplifier into hold mode and then prioritize and schedule the held value for A/D conversion. At the appropriate time, the sampled input is gated through the multiplexer and, after settling, is digitized by the A/D converter. The sample-and-hold amplifier is then returned to sample mode so that it can acquire the next sample.

REFOUT REF DETECTOR C D0 - D13 32 × 14 FIFO OR LATCH As Ô CS Ċ RST D RD CONTROLLER WR STAT/CNTL REGISTER IRO AD1334 SIMULT READY CONTROL CLK FNR

For effective use in simultaneous sampling applications, the sample and hold amplifiers are designed to provide a minimum amount of aperture delay time mismatch from channel-tochannel and device-to-device.

The 12-bit AfD converter can convert  $\pm 5$  V full scale signals at sample rates up to 67 kHz for single-channel operation. In the simultaneous mode, the AD1 $\beta$ 34 has a four-channel sample rate up to 28 kHz. The entire converter system is specified and

tested for signal-to-noise ratio, total harmonic distortion and channel-to-channel isolation.

The digital interface provides a true asynchronous link between the A/D and a high speed microprocessor. Data transfer is controlled by generating an interrupt signal when data is available. Interrupts can be generated when the FIFO is full (32 words), half-full (16 words), or when a single word of data is ready (FIFO bypassed). The AD1334 can also generate an interrupt when the A/D conversion results are overrange.

The AD1334 provides a completely specified and tested system that bridges the interface and specification gap between A/D converters and high speed DSP.

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel:
 617/329-4700
 Fax:
 617/326-8703
 Twx:
 710/394-6577

 Telex:
 924491
 Cable:
 ANALOG NORWOODMASS

# AD1334 — SPECIFICATIONS ( $T_A = +25^{\circ}C$ , $V_S = \pm 15 V$ , $V_{DD} = +5 V$ and $f_{CLK} = 2.5$ MHz unless noted)

	AD1334BD			AD1334TD			
	Min	Тур	Max	Min	Тур	Max	Units
S/H MUX & A/D CONVERTER <sup>1</sup>							
Input Impedance	2	2.5		2	2.5		kΩ
Voltage Range	-	-5  to  +5		_	-5 to $+5$		V
Output Coding		Offset Binar	rv.		Offset Bina	rv	
CLK IN Frequency, (for w)	1.0		2.5	1.0		2.5	MHz
High Time	200			200			ns
Low Time	200			200			ns
Sampling Rate Per Channel (f <sub>c</sub> )							
Simultaneous Mode ( $\overline{SIMULT} = LOW$ )							
1 Channel			67			67	kHz
2 Channels			46			46	kHz
3 Channels			35			35	kHz
4 Channels	1		28			28	kHz
Independent Mode ( $\overline{SIMULT} = HIGH$ )							
I Channel			67			67	kHz
2 Channels			67			67	kHz
Channels			44			44	kHz
4 Channels			33			33	kHz
		65	75		65	75	
Acquisition 1/me to 0.01%		0.5	1.5		0.3	1.0	μs mV/mc
Droop Rate	1	The states	1.0	De	U.Z	1.0	111 V/1115
Over Temperature	1 100	ubies Every	py	Do	200	10 C	L LI -
-3 dB Small Signal Bandwidth	1 1	200	/ /		200		KIIZ
Group Delay" (I <sub>IN</sub> < 10 kHz)		10	15		101	15	ns
Effective Acesture Delau <sup>4</sup> (f <10 hHz)	700	10/75	- 950	1700	775	- 850	115
Enective Aperture Delay (I <sub>IN</sub> <10 kHz)	-700	713	- 850	-100	-113		115
Static Characteristics		+1/2			+ 1/2		IFF
Over Temperature		- 1/4		I L	- 1/2	1 1/2	ISB
Differential Linearity Error			+1	$\square$	<u> </u>	41 12	I SB
Over Temperature			+1		1 1	+2	I SR
- Full Scale Error		+7	+4		+2 L	+4	ISB
Over Temperature		+4	+8		+4	+13 L	LSB
+ Full-Scale Error		+7	+4	1	+7	+4	LSB
Over Temperature	ALCOLUMN 1	+4	+8		+4	+13	LSB
DCDD +V		+1/2			+1/2	-15	LSB/V
Dynamic Characteristics <sup>5, 6</sup>		une LI de			- 1/2		Lobit
Signal-to-Noise Ratio $f_{res} = 13.6 \text{ kHz}$	70	72		70	72		dB
Total Harmonic Distortion $f_{\rm HX} = 13.6  \rm kHz$		-86	-76		-86	-76	dB
Intermodulation Distortion $f_{\rm HN} = 13.1  \rm kHz$		00			00		
$\& f_{\rm HM} = 13.6  \rm kHz$		-86	-76		-86	-76	dB
Channel-to-Channel Isolation <sup>7</sup> , $f_{ry} = 8.009 \text{ kHz}$							
$\overline{\text{SIMULT}} = LOW$	70	78		70	78		dB
SIMULT = HIGH		74			74		dB
Reference Voltage	-5.05		-4.95	-5.05		-4.95	V
Output Current	±1	±2		±1	±2		mA
Drift		±10	$\pm 30$		±10	±30	ppm/°C
4,71141	1			L			Fred

-2-

		AD1334BD			AD1334TD		
	Min	Тур	Max	Min	Тур	Max	Units
DIGITAL INPUTS <sup>6</sup>							
Voltage Input, LOW			+0.8			+0.8	V
HIGH	+2.0			+2.25			V
Input Current			±250			±250	μA
Input Capacitance		5			5		pF
RST LOW Pulse Width	10			10			ns
DIGITAL OUTPUTS <sup>6</sup>							
D0-D13, READY							
Output Voltage, Logic LOW <sup>8</sup>			+0.4			+0.4	V
Output Voltage, Logic HIGH <sup>8</sup>	+2.4			+2.4			v
3-State Leakage Current			±250			±250	μA
IRO, CONTROL ENB							
Output Voltage, Logic LOW <sup>8</sup>			+0.4			+0.4	V
TRO Off-State Leakage			$\pm 10$			$\pm 10$	μA
Output Canacitance		5			5		pF
FIFO Fall-Thru Time		400	800		400	800	ns
TRO LOW to DO-D13 Valid9			0			0	ns
			in constants				
POWER REQUIREMENTS	$\mathbf{i}$						
Operating Range	+114		+ 15 75	+11.4		+15 75	v
	=11.4	$\sum $	± 13.73	- 11.4		+5 75	v
	1 / / / / /	\ \ /	+3.23	+4.75		+ 5.25	l v
Supply Current			100		47	60	
+V <sub>S</sub>		14	50		10	50	mA
-V <sub>S</sub>		17	30		77	15	mA
+V <sub>DD</sub>			15		, ' T		111/1
Consumption		16	<u> </u>				THE
$\pm v_s = \pm 12 v$		1.0	15	L	1.0	1.2	W
$\pm v_{\rm S} = \pm 15 v$		1.23	+1		1.23	1.5	W
TEMPERATURE RANGE	40		. 05			120	00
Operating and Specified	-40		+ 85	- 33	$\Box$	+ 127	-C
Storage	-60		+150	-02		+150	-c

NOTES

Specifications are per channel in 4 Channel Simultaneous Mode (SAMPLE 0-3 connected together and SIMULT & CONTROL ENB = LOW), at  $f_s = 28$  kHz, and with SAMPLE 0-3 having an 80% duty cycle unless noted.

<sup>2</sup>Group delay is the negative of the 1st derivative of phase with respect to frequency and is a measure of the analog time delay through the S/H. <sup>3</sup>Aperture delay is the time delay from the SAMPLE input to S/H switch opening and is a measure of the digital time delay through the S/H. <sup>4</sup>Effective aperture delay is the difference between analog and digital time delays described in (2) and (3).

<sup>5</sup>THD of harmonics 2-7 of the fundamental. SNR of fundamental less harmonics 2-7.

'Guaranteed over operating temperature and power supply voltage range.

Total for a non-one channel from remaining three channels which have near maximum amplitude ac signals at their inputs.  ${}^{8}I_{OL} = 4 \text{ mA for AD1334BD}, I_{OL} = 3.2 \text{ mA for AD1334TD}; I_{OH} = -4 \text{ mA for AD1334BD}, I_{OH} = -3.2 \text{ mA for AD1334TD}.$   ${}^{9}\overline{\text{RD}}, \overline{\text{CS}}, \text{ A0} = \text{LOW}; \overline{\text{WR}}, \overline{\text{RST}} = \text{HIGH}.$ 

Specifications subject to change without notice.

ORDERING GUIDE					
Model	Temperature Range	Package Option*			
AD1334BD AD1334TD/883B	$-40^{\circ}$ C to $+85^{\circ}$ C $-55^{\circ}$ C to $+125^{\circ}$ C	DH-40A DH-40A			

\*D = Hermetic Ceramic DIP.

## AD1334 SWITCHING CHARACTERISTICS (over operating temperature and power supply voltage range, with $c_{out} = 30 \text{ pF}$ or 100 pF except where noted)

Parameter	Description	Conditions	Min	Max	Units		
READ CYCLE							
t <sub>RC</sub>	Read Cycle Time	$C_{OUT} = 30 \text{ pF}$	25		ns		
		$C_{OUT} = 100 \text{ pF}$	35		ns		
tA	Data Access Time	$C_{OUT} = 30 \text{ pF}$		15	ns		
		$C_{OUT} = 100 \text{ pF}$		25	ns		
t <sub>LZ</sub>	Output Low Z Time		2		пs		
t <sub>HZ</sub>	Output High Z Time	$C_{OUT} = 30 \text{ pF}$		15	ns		
		$C_{OUT} = 100 \text{ pF}$		25	ns		
t <sub>OH</sub>	Output Hold Time		2		ns		
LAORD	A0 Valid to RD LOW		3		ns		
TRDAO	RD HIGH to A0 Invalid		3		ns		
LAOCS	A0 Valid to CS LOW		3		пs		
ICSA0	CS HIGH to A0 Invalid		3		ns		
WRITE CYCLE							
twc	Write Cycle Time		15		ns		
twp	Write Pulse Width		5		ns		
1su	Data Setup Vime		2		ns		
the	Input Hold Time	$\frown$	4		ns		
LAOWR	A Valid to WR LOW	$\sim$	3		ns		
tWRAO	Wit HIGH to A0 Invalid	$\langle \rangle \rangle$	3		ns		
tAOCS	A0 Valid to CS LOW		1		ns		
I <sub>CSA0</sub>	CS HIGH to No Invalid	/ / / /		5			
Specifications subject to	change without notice.	$\bigcirc$ / / /			7 -		
All specifications are gua	aranteed but not tested.						
					IL		
ABSOLUTE MAX	IMUM RATINGS*	Output Short Circ	uit Duration				
+Vs to APWR/ASIC	G GND+1	8 V REF OUT, TP		[ ]	. Indefinite		
-Vs to APWR/ASIC	G GND	8 V Digital Output		1 Out	put for 1 sec		
V <sub>DD</sub> to DGND		7 V Lead Temperature	e Range,	L			
APWR/ASIG GND	to DGND0.3 V to +0.	3 V Soldering for 10	) sec		+300°C		
Analog Input to AP	WR/ASIG GND	-V <sub>s</sub>					
Digital Input to APV	WR GND	*Stresses above those	*Stresses above those listed under "Absolute Maximum Ratings" may cause				
SAMPLE0-SAMI	PLE3, CLK IN,	permanent damage	to the device. This is	a stress rating only	and functional		
SIMULT, CONT	ROL $\overline{\text{ENB}}$	7 V operation of the de-	operation of the device at these or any other conditions above those indi-				
Digital Input to DG	ND	cated in the operatio	nal sections of this sp	ecilication is not imp	hed. Exposure		
D0-D13, RD, WI	$\overline{R}$ , $\overline{CS}$ , A0, $\overline{RST}$ 0.3 V to $V_{DD}$ +0.2	3 V reliability.	un conditions for ex	denued periods may	allect device		

#### CAUTION \_

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.





 $\underline{NO}TES$   $\underline{CS}$  is valid before or coincident with  $\overline{RD}$  high-to-low transition.  $\underline{CS}$  is invalid after or coincident with RD low-to-high transition. We is not active during read cycle.



Timing Waveform for Read Cycle No. 2 (CS Controlled)

 $\underline{NO}TES$   $\underline{CS}$ is valid before or coincident with  $\overline{WR}$  high-to-low transition.  $\underline{CS}$ is invalid after or coincident with  $\overline{WR}$  how-to-high transition.
RD is not active during write cycle. Timing Waveform for Write Cycle No. 1 (WR Controlled)

- tsu



Figure 2.

AO

CS

WR

DIN

tenan

#### AC TEST CONDITIONS

Input Pulse Levels	DGND to +3.0 V		
Input Rise/Fall Times	<5 ns		
Timing Reference Levels			
Inputs	1.5 V		
Outputs			
LOW	0.4 V		
HIGH	2.4 V		
Enabled to LOW	$V_{T} - 0.1 V$		
Enabled to HIGH	$V_{T} + 0.1 V$		
Disabled from LOW	$V_{OL} + 0.5 V$		
Disabled from HIGH	$V_{OH} - 0.5 V$		

 $V_T = 1.5$  V, the voltage to which 3-stated outputs are forced.



Figure 3. Output Load





Figure 5. Maximum Sample Rate vs. Clock Frequency (Independent Mode)

f== 28

10 12 14



Figure 6. Effective Aperture Delay vs. Frequency



Figure 7. A/D SNR vs. Frequency (Average of Four Channels, Simultaneous Mode)



Figure 10. Normalized Data Access Time vs. VDD

Figure 8. A/D THD vs. Frequency (Average of Four Channels, Simultaneous Mode)

6 B f<sub>IN</sub> – kHz

- 50

- 60

- 70

~ 80

- 90

0

2

4



Figure 11. Normalized Data Access Time vs. Temperature

-6-

100 90 8 80 ATION 70 Ś - 288 2 8 12 f.n

Figure 9. Channel-to-Channel Isolation vs. Frequency



Figure 12. Change in Data Access Time vs. Loading

PIN CONF	IGURATION						
		CHAN1 IN	01		40 O	CHAN2 IN	
		CHANG IN	02		39 O	CHAN3 IN	
		+Vs	03		38 O	-Vs	
		SAMPLE 0	04		37 O	SAMPLE 3	
		SAMPLE 1	05		36 O	SAMPLE 2	
		TP	06		35 O	SIMULT	
		REF OUT	07		34 O	READY	
		ASIG GND	0.8	AD1334	33 0	CLK IN	
		APWR GND	0.9	TOP VIEW	32 0	CONTROL ENB	
		IRO	0.10	(Not to Scale)	31.0	RST	
		TE	0.11		30 0	WB	
		40	0.12		29 0	RD	
			0 12		28 0	D0 (A/D LSB)	
		(CHID MSB) D13	013		20 0	01	
		(CHID LSB) D12	0 14		27 0	02	
$\frown$		(A/D MSB) DIT	0 15		20 0	02	
$\langle - \rangle$		D10	0 16		25 0	03	
//		09	017		24 0	05	
( )	$  / / \rangle$	D8	0 18		23 0	05	
		07	0 19		220	V	
			0 20		21 0	V DO	
$\langle - \rangle$		$\langle \setminus \cup \rangle$	_				
PIN DESC	PIPTIONS	$\sim$ $>$ /	$\frown$	$ \setminus $	$\square$		
III DLSC		$  1 \rangle \rangle   / /$				$\sim$	
Pin	Mnemonic	Nunction			11		
	OVVANIANT						
2	CHANUIN	Channel U analog input	$\sim$	· /	' /		
1	CHANTIN	Channel I analog input	$\sim$	~			
40	CHAN 2 IN	Chappel 3 analog input					
37	TP	Test Point (no connect).					
32	CONTROL FNR	Input and (open drain) output used to enable controller externally or through uP interface.					
34	READY	Output that, in simultaneous mode, indicates all channels have been successfully converted					
54	NULL I	and device is ready to sample.					
35	SIMULT	Input that when I OW sets controller to simultaneous mode which keeps S/Hs in hold mode until					
22	outro D c	all channels have been	conver	ted.			
8	ASIG GND	Analog signal ground.					
7	REFOUT	- 5V reference output.					
3.38	$+V_{c}$ , $-V_{c}$	Analog power supplies.					
9	APWRGND	Analog power ground.					
33	CLK IN	External clock input to the A/D converter and channel controller.					
4	SAMPLEO	Channel 0 S/H control input.					
5	SAMPLE 1	LE1 Channel 1 S/H control input.					
36	SAMPLE 2	Channel 2 S/H control	input.				
37	SAMPLE 3	Channel 3 S/H control	input.				
10	IRQ	Open drain interrupt r	equest	. User pro	ogramn	nable to become active on any of the following	
		conditions:					
		One A/D Conversion	n Resu	It Availat	ole;		
		FIF0 Half Full or Fu	111;				
	Sector Se	A/D Conversion Res	sults O	ver range			
11	CS	Chip select input.				$\lambda(1,1,0)$ $\lambda(1,0)$ $\lambda(1,0)$ $\lambda(1,0)$	
12	A0	Address bit zero. Selec	ts data	path from	n FIF(	J/latch (low) or from/to Status/Control register (high).	
28-22	D0-D6	Bidirectional 3-state da	ata line	s. DII is	A/D co	nverter MSB when DU-D13 are outputs. D/ is Status/	
19-13	D7-D13	Control register MSB.	DIZa	nd D13 c	arry cha	annei 1D number.	
29	KD	Read control input (De		).			
30	WR	write control input (D	U-D7)	).	ant P	nomen a datastar is disabled	
31	KST L	Keset. In reset state, F	IFU is	transpare	ent & o	verrange detector is disabled.	
20,21	DGND, V <sub>DD</sub>	Digital power supply.					

-7-

#### ANALOG DEVICES FAX-ON-DEMAND HOTLINE - Page 27



-8-

5). IRQ will become inactive on the start of the next A/D conversion cycle or when the

A "0" in this bit position will cause IRQ to

become active when the 16th word is shifted into the FIFO (if the FIFO is enabled). A "1" in this bit position will cause  $\overline{IRQ}$  to become active when the 32nd word is shifted into the FIFO (if the FIFO is enabled).

A "0" in this bit position will disable the

A "1" in this bit position will activate  $\overline{IRQ}$  if overranged (all "0"s or all "1"s) data is shifted into the FIFO.  $\overline{IRQ}$  will become inactive when this bit is reset to "0."

overrange interrupt capability.

FIFO is read from.

Not defined.

HF/F

ORNG

5

4

3-0

х

#### SAMPLE-AND-HOLD AMPLIFIERS

The four sample-and-hold amplifiers internal to the AD1334 combine precision high speed amplifiers and switches together with laser trimmed thin-film resistors to offer a performance and power efficient front end for multichannel applications. Each sample-and-hold amplifier is designed to minimize the effects of dc and ac error sources in simultaneous as well as independent sampling applications.

#### **Operational Description**

The sample-and-hold amplifier architecture is based on an integrator which results in a relatively low input impedance (2.5 k $\Omega$ ) and an acquisition time of 7.5  $\mu$ s (maximum). DC error sources are specified and controlled through the use of precision amplifiers, low leakage switches and package-level laser trimming of thin-film resistors.

Group delay is specified and controlled through the use of trimmed thin-film resistors, tight-tolerance hold capacitors and high speed amplifiers. Aperture delay is specified and controlled through the use of high speed CMOS logic and DMOS switches. The effective aperture delay, which is the delay seen by the user, is therefore controlled from channel to channel and from device to devide. The effective aperture delay is negative because the held value corresponds to a value of input voltage that occurred before the amplifier was put into hold mode. In applications where endpoint (AFS and FS) accuracy is critical, the source impedance should be minimized because each ohm will typically change the gain of the sample-and-hold an plifier by 0.04%. This should not be a problem in most cases because the low impedance output of either a programmable gain amplifier or antialiasing filter will be connected to each of the AD1334's analog inputs.

#### CHANNEL CONTROLLER

The AD1334 Channel Controller enables the AD1334 to appear as four independent channels of analog input by generating all of the timing necessary to ensure that the sampled channel is digitized to 12-bit accuracy. Upon receipt of a sample command, the controller will immediately place the sample-and-hold amplifier into hold mode and then prioritize and schedule the held value for A/D conversion. At the appropriate time, the sampled input is gated through the multiplexer and, after settling, is digitized by the A/D converter. The sample-and-hold amplifier is then returned to sample mode so that it can acquire the next sample.

#### **Operational Description**

Timing is initiated on the rising edge of SAMPLE 0-3 control inputs. To minimize the effects of digital feedthrough from the control inputs, it is recommended that the falling edge occur before sample-and-hold acquisition (sample-and-holds have a maximum 7.5  $\mu$ s acquisition time) but after the A/D conversion is complete. Refer to Figures 15 and 16.

CONTROL ENB functions as an "on/off" switch for the controller and is both an input and an open drain output. The controller can therefore be activated either through the microprocessor interface (via control register Bit 7) or externally by an open drain driver (such as the 74HC03). The controller can also be permanently enabled by grounding CONTROL ENB. The timing for enabling and disabling the controller as described above is shown in Figure 14. Controller operation is described in greater detail in the application note "Using Multiple AD1334s in Many-Channel Synchronous Sampling Applications."



AD1334



Figure 14a. Timing Diagram for Resetting Controller (CONTROL  $\overline{ENB} = 0$ )



Figure 14b. Timing Diagram for Disabling and Enabling Controller Using CONTROL ENB ( $\overline{RST} = 1$ )

The channel controller also adds 2 bits (D12 and D13) of data to each A/D conversion result for channel identification. Table I summarizes this relationship.



Two timing modes are available for sampling and converting each or all of the analog inputs. (Note - The timing diagram shown refer to Channels "A,B,C,D" rather than "(0,1,2,3). This is done because each channel is completely independent of the other three channels and, in fact, Channel A can be any of Channels 0, 1, 2 or 3, Channel B can be any of the remaining channels, etc.)

#### Simultaneous Mode

Simultaneous mode is selected by connecting the  $\overline{SIMULT}$  pin to logic low. This mode should be used when any 2, 3 or all 4 channels are to be sampled simultaneously (i.e., at the same instant in time). This mode keeps the sample-and-hold amplifiers on the sampled channels in hold mode until all the sampled inputs have been digitized and will normally result in better channel-to-channel isolation relative to independent mode. The timing diagram for this mode is shown in Figure 15. Note that  $\overline{IRQ}$  becomes active on the completion of every A/D conversion since the FIFO is not being used in this example.

Prioritizing logic internal to the channel controller can be used to ensure that the channels are converted in a predetermined sequence. Synchronizing the sample control signal (rising edge of SAMPLE 0-3) to either the rising or falling edge of the clock will result in Channel 0 being converted before Channel 1, Channel 1 before Channel 2, and Channel 2 before Channel 3. An obvious advantage to this is that the user can choose to ignore data Bits 12 and 13 (D12 and D13) which carry the channel identification.



Figure 15. Timing Simultaneous Sampling (SIMULT = Low, FIFO Not Used)

-10-



Figure 16. Timing for Independent Sampling ( $\overline{SIMULT}$  = High, FIFO Not Used) w/Worst Case Skew of SAMPLE Control Inputs

If the FIFO is used, the falling edge of the  $\overline{\text{READY}}$  signal, can be used as an interrupt signal to notify a processor that the 1, 2, 3 or 4 channels have been successfully converted and have been shifted into the FIFO. All conversion results can be read from the FIFO with the exception of the last one, which must fall through to the output (fall-through time is typically 400 ns). READY can also be used as a signal to the device generating the sample command that the previous group of samples have been converted and that the next group of samples are being acquired.

The application note "Simultaneous and Independent Sampling of Analog Signals with the AD1334" describes this operating mode in greater detail.

#### Independent Mode

Independent mode is selected by connecting the SIMULT pin to logic high. This mode should be used when any number of channels are sampled independently. In contrast to simultaneous mode, this mode returns the sample-and-hold amplifier on the sampled channel to sample mode when the channel input has been digitized. This mode allows the AD1334 to emulate up to four independent sampling A/D converters, each of which can accommodate different sample rates and hence different signal baniwidths. The timing diagram for this mode is shown in Figure 10. Note that IRQ becomes active on the completion of every A/D conversion since the FIFO is not being used. The READY signal has no implicit definition in this mode, other than the falling edge indicating that the controller has no conversions pending.

The application note "Simultaneous and Independent Sampling of Analog Signals with the AD1334" describes this operating mode in greater detail.

#### A/D CONVERTER

The analog input voltage range goes from -5 V to +5 V and the digital output coding is Offset Binary (see Table II). Twos complement coding can be obtained by inverting the MSB (D11).

Center of Code Voltage (V)	Output Code
-5.000000	000 000
-0.002441	011 111
0.000000	100 000
+4.997559	111 111

Table II. A/D Conversion Relationship

#### **Operational Description**

Analog signal information is converted to a 12-bit digital word by sampling the waveform and digitizing it using the successiveapproximation conversion technique. Since the clock does not define the amount of time between samples, it need not be crystal controlled. Best performance will be obtained by operating the clock at the maximum 2.5 MHz clock frequency.

#### HIGH SPEED DIGITAL INTERFACE

The AD1334 completes the solution for A/D conversion in DSP applications by providing the system's designer a direct, high speed parallel digital interface. The prime feature of this interface architecture is that it operates completely asynchronously from the A/D converter and therefore allows the AD1334 to appear as "memory" to a microprocessor.

The combination of fully asynchronous operation with respect to the A/D conversion process and fast data access time allows the AD1334 user to upgrade to faster versions, or even different vendors, of DSP hardware without having to add synchronization or wait state logic. In addition, by virtue of hybrid circuit technology, the user is not required to add external circuitry to prevent digital feedthrough into the analog section.

The AD1334 data transfer is accomplished by employing an interrupt driven architecture. Interrupts can be programmed by the microprocessor to be generated when the FIFO is full (32 conversion results), half-full (16 conversion results) or after every conversion (FIFO is bypassed). The AD1334 digital interface also includes an overrange detect circuit, which can generate an interrupt if the sampled analog input signal exceeds positive or negative full scale, to alert the system that a conversion result has been generated that will result in a nonlinearity in the subsequent signal processing.

#### Operational Description

The AD 334 can interface directly to a microprocessor via standard data (ID0-D13), address (A0) and control lines read ( $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{CS}$ ,  $\overline{IRQ}$  and  $\overline{RST}$ ).

Data Transfer

The data lines D0–D1/3 are bidirectional I/O that are TTL compatible and have 4nA drive capability. The data lines are used to transfer control information into, and A/D conversion results with status information and channel identification out of the AD1334. Address line A0 is an input that is used to select as the data path either A/D conversion results with channel ID (A0–0) or the Control/Status Registers (A0=1) and would typically be the least significant address bit in the system if the AD1334 is "mapped" to adjacent memory locations. Chip Select ( $\overline{CS}$ ) is used to define a unique location in memory for the AD1334 and should be formed by decoding the upper address bits. Read ( $\overline{RD}$ ) and Write ( $\overline{WR}$ ) define the type of data transfer.

Figures 17-22 illustrate how the AD1334 interfaces to a number of popular single chip digital signal processors.

#### Interrupts

Interrupt Request  $(\overline{IRQ})$  is an open drain output that can be used to interrupt the processor on any of the conditions programmed in the control register. READY can be used in simultaneous applications as an alternative processor interrupt signal as described above. In either case, the processor should be programmed to interrupt on the falling edge of its Interrupt Request input.

#### FIFO

The AD1334 contains a high speed 32-word asynchronous fallthrough FIFO which may be enabled under user control when data buffering is required. The FIFO may be programmed to produce interrupts on either the half-full or full condition as well as on certain errors. Its boundary condition behavior is designed to minimize the possibility of lost data. This behavior is described in detail in the application note "FIFO Operation and Boundary Conditions in the AD1332 and AD1334."



Figure 19. DSP56000 to AD1334 Interface



Figure 21. µPD77230 to AD1334 Interface





Figure 22. ZR34161 to AD1334 Interface

#### **FIFO Half-Full Interrupt**

The timing for interrupts that are generated when the FIFO is half-full is shown in Figures 23a and 23b. In both figures,  $\overline{IRQ}$  becomes active when the 16th A/D conversion result is shifted into the FIFO. In Figure 23a, the processor responds immediately and a read cycle takes place before the next conversion cycle begins. Here, the completion of the read cycle shifts the 1st conversion result (which was just read by the processor) out of the FIFO, replaces it with the second conversion result and causes  $\overline{IRQ}$  to become inactive since there are now 15 conversion results in the FIFO.

In Figure 23b, the processor does not respond before the next conversion cycle begins and  $\overline{IRQ}$  becomes inactive. The FIFO continues to accept conversion results and the processor can read from the FIFO at any time so long as the FIFO has not overrun.

This mode allows the AD1334 to have a low interrupting priority since the processor has pp to 17 additional A/D conversions before the FIPO overrans. Therefore, the processor will have up to 260 $\mu$ s to respond at the maximum sample rate of 65kHz.

#### FIFO Full Interrupt

The timing for interrupts that are generated when the FIFO is full is shown in Figures 24a and 24b. In both figures,  $\overline{IRQ}$ becomes active when the 32nd A/D conversion result is shifted into the FIFO. In Figure 24a, the processor responds immediately and a read cycle takes place before the next conversion cycle begins. Here, the completion of the read cycle shifts the first conversion result (which was just read by the processor) out of the FIFO, replaces it with the second conversion result and causes  $\overline{IRQ}$  to become inactive because there are now 31 conversion results in the FIFO.

In Figure 24b, the processor does not respond before the next conversion cycle begins and  $\overline{IRQ}$  becomes inactive. The processor must read from the FIFO before the completion of the current conversion cycle or the FIFO will overrun. This mode maximizes the memory capability of the AD1334 but requires a fairly high interrupting priority in the processor since the processor has only one A/D conversion before the FIFO overruns. Therefore, the processor will have only 15 $\mu$ s to respond at the maximum sample rate of 65kHz.



After 17th Conversion Started)

#### **Conversion Results Overrange Interrupt**

If the FIFO is used, the AD1334 can be programmed to generate interrupts when overranged conversion results are shifted into the FIFO. If  $\overline{IRQ}$  became active as a result of an overrange condition, the only way it can become inactive is to clear Bit 4 of the control register. Typically, the user should clear the entire control register which will, in effect, remove the interrupt, reset the FIFO and disable the controller.

Should the overrange interrupt capability be used, Status Register Bits 4 and 6 can be used to identify whether the interrupt occurred as a result of an overrange condition or FIFO half-full (or full).

#### Single Conversion Interrupt (FIFO Bypassed)

The timing for interrupts that are generated when the FIFO is bypassed is shown in Figures 15 and 16. Here,  $\overline{IRQ}$  becomes active at the completion of each A/D conversion cycle.  $\overline{IRQ}$ remains active, independent of the read cycle, until the next conversion cycle begins, which is a minimum of three clock periods (1.2µs with 2.5MHz clock). Data is valid so long as  $\overline{IRQ}$  remains active. This mode makes data available immediately after the conversion process has been completed and is therefore very similar to the operation of a conventional A/D converter if  $\overline{IRQ}$  is taken to mean conversion STATUS. This mode is most useful when a single conversion result is necessary to adjust a system parameter, such as the gain of a PGA that may be in front of an AD1334.

Since  $\overline{IRQ}$  will only be valid for only three A/D clock periods (1.2µs with a 2.5MHz clock), a high interrupting priority should be assigned by the processor. Should the single conversion result be necessary to adjust a system parameter as described above, it may be more efficient to "poll" the Status Register to determine when the conversion result is available.

#### **Operation Other Than with a Microprocessor**

After 33rd Conversion Started)

The AD1334 can be used in other than microprocessor environments by grounding pins 11, 12 and 29 ( $\overline{CS}$ , A0 and  $\overline{RD}$ ), connecting Pin 30 ( $\overline{WR}$ ) to V<sub>DD</sub> and pulsing  $\overline{RST}$  low. This will permanently enable the AD1334 three-state outputs and clear the control register, causing the FIFO to be bypassed.

#### Multiple AD1334s

The architecture of the AD1334 allows multiple devices to be used in a microprocessor based system. Figure 25 illustrates how four AD1334s can be configured to simultaneously sample their analog inputs and reside in eight sequential locations in a microprocessor's memory address space. The control register of each device should be programmed to interrupt on the same condition so that the same number of conversion results are available from all devices. Further information on controlling and synchronizing multiple devices is contained in the application note "Using Multiple AD1334s in Many-Channel Simultaneous Sampling Applications."



Figure 25. Sixteen-Channel Simultaneous Sampling System

#### **Floating Point Converter**

Figure 26 illustrates how to boost the dynamic range of the AD1334 by including it in a floating point A/D converter architecture. The AD526 is a single-ended programmable gain amplifier with gains of 1, 2, 4, 8 and 16. Here, four AD526s are "hardwired" into gains of 1, 2, 4 and 8 to extend the dynamic range of the AD1334 to 15 bits. Fully differential inputs with gains up to 500 can be obtained by substituting the AD365 for the AD526.

The AD1334 is operated in simultaneous mode, with one AD526 per channel. Upon receipt of a sample command, the four channels are sampled and converted. Table III summarizes the input voltage range for each channel.

Channel	Input Voltage Range				
0	-5 V to +5 V				
1	-2.5 V to +2.5 V				
2	-1.25 V to +1.25 V				
3	-625  mV to $+625  mV$				

Table III.

#### For each group of four samples, a processor can be used to discard the three A/D conversion results that were not converted on the optimum range. The system shown can provide results at sample rates up to 28 kHz.



In order to obtain the specified performance of the AD1334, proper grounding and power supply decoupling techniques must be observed. First, it is imperative that a ground plane be used. A ground plane provides a low resistance, low inductance path for currents to flow back to their source. Without a ground plane, currents will return to the source in such a way as to minimize the energy of the system and therefore parasitic inductances will exist in such undesirable locations as power supply lines and signal grounds.

Second, all three ground connections on the AD1334 must be tied together to the ground plane. The AD1334 APWR GND (Pin 9) carries the imbalance current from the analog power supplies ( $\pm V_s$ ). APWR GND is also connected to the package seal ring/lid and therefore can cause coupling between the analog and digital sections if it is not tied directly to the ground plane.

ASIG GND (Pin 8) is the signal ground internal to the AD1334 and is "common" for the -5 V reference, sample-and-hold amplifiers, multiplexer and A/D converter. The current that flows through this pin from the A/D converter is a dynamic current that changes on every clock cycle. Inductance in this trace will therefore cause a reduction in performance in the entire analog section.

DGND (Pin 20) is a separate ground connection for the digital interface chip. It carries a dynamic current every time a digital output changes state, and inductance in the trace that connects to this pin will reduce the noise margin between the A/D converter and the digital interface chip.

#### **Power Supply Decoupling**

The power supply decoupling capacitors supply the instantaneous current to the AD1334 and also provide some high frequency filtering. The filtering aspect of the capacitors should not be counted on however, and the user should make every effort to supply quiet, well regulated power supplies to the AD1334. Switching mode power supplies are not recommended for the analog power supplies  $\pm V_s$ .

Decoupling capacitors should be placed as close to the device as possible to minimize inductances in power supply traces. A  $2.2\mu F$  (or greater) solid tantalum capacitor in parallel with a  $0.1\mu F$  ceramic capacitor should be used for decoupling each  $+V_S$  and  $-V_S$ . A  $1.0\mu F$  (or greater) solid tantalum capacitor should be used for decoupling V<sub>DD</sub>.

#### **Transmission Line Effects**

The digital interface has 10K ECL speed and with 15pF loading exhibits a typical edge rate of 1.4ns. High speed CMOS systems that incorporate the AD1334 must use careful PCB layout and impedance matching techniques to reduce crosstalk and voltage reflections.

#### Crosstalk

The fast edge rates with large voltage swings of CMOS systems can result in capacitive and inductive coupling (crosstalk) between adjacent PCB signal traces and may compromise signal integrity and reduce noise margins. The effect can be most severe on data lines that are near "clocked" control lines, such as lkead, Write and Chip Select lines, when they actually charge their logic state as a result of crosstalk.

To reduce crosstalk, the PCB layout should minimize long parallel traces. If this can not be avoided, clock lines should be shielded from data and address lines by running ground traces along side them.

#### **Voltage Reflections**

The gross impedance mismatch between high impedance CMOS inputs and low impedance CMOS outputs invites unwanted

voltage reflections and "ringing" that can also compromise signal integrity and reduce noise margins. This level of mismatch causes a nearly equal and opposite negative pulse to be reflected back from the load to the source when the round trip delay of the line exceeds the rise or fall time of the driving signal. For a typical line delay of 0.055ns/cm with a 1.4ns edge rate, this translates to only 13cm (5 inches) for the AD1334. Provided the signal lines are over a ground plane, this may never be a problem since the added capacitance will reduce the edge rate.

The effect will be most severe on "clock" lines in synchronous systems such as Read, Write and Chip Select lines. For example, should the AD1334 Read control input  $(\overline{RD})$  be double clocked as a result of a reflection while in a read cycle, in most cases the digital interface chip will be fast enough to respond. If the FIFO is being read from, a second shift out will occur and A/D conversion results will be lost.

Since CMOS output stages are not capable of delivering enough current to the load when a transmission line (PCB trace) is terminated in its characteristic impedance, series damping is recommended when reflections must be reduced or eliminated. Here, a small resistor (typically 10 $\Omega$  to 75 $\Omega$ ) is inserted in series with the transmission line as close to the source as possible. The goal is to match the series resistance plus driver output impedance to the transmission line impedance. This will keep the wave that is reflected back from the load to source from reflecting back to the load

The primary disadvantage of series termination is that due to the voltage divider formed by the source resistance and line impedance, the voltage at the input to the line is midway between logic levels during the two-way propagation delay time. This means that although any number of device inputs may be attached at the load end, other device inputs cannot be distributed along the transmission line.

REFERENCES Cypress Semiconductor, CMOS Data Book, Cypress Semiconductor, 196

#### OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

#### 40-Pin Bottom Brazed Ceramic DIP (DH-40A)



PRINTED IN U.S.A