1/8 to 1/16 Duty Dot Matrix LCD Controller Driver



Overview

The LC450210PCH is the 1/8 to 1/16 duty dot matrix LCD controller driver. By controlling this driver with a microcontroller, it is used in applications such as character display and simple graphic display etc. This driver can drive a LCD panel of up to 3,200 dots (16×16 dot font: 1-line display of up to 12 digits and 128 segments, 5×7 dot font: 2-line display of up to 40 digits). The operating temperature range is from -40 to +105°C.

Features

1. Selectable duty ratio by serial data: 1/8 duty to 1/16 duty

$1/8$ duty: $8 \times 200 = 1,600$ dots	$1/11$ duty: $11 \times 200 = 2,200$ dots	$1/14$ duty: $14 \times 200 = 2,800$ dots
$1/9$ duty: $9 \times 200 = 1,800$ dots	$1/12$ duty: $12 \times 200 = 2,400$ dots	$1/15$ duty: $15 \times 200 = 3,000$ dots
$1/10$ duty: $10 \times 200 = 2,000$ dots	$1/13$ duty: $13 \times 200 = 2,600$ dots	$1/16$ duty: $16 \times 200 = 3,200$ dots

- 2. Selectable LCD bias voltage ratio by serial data: 1/4 bias or 1/5 bias
- 3. Selectable inversion drive of LCD drive waveform by serial data: line inversion or frame inversion
- 4. Adjustable frame frequency of common and segment output waveforms and clock frequency of voltage booster by serial data, for preventing interference with the frequency of the backlight.
- 5. Selectable operation modes by serial data: power-saving mode (maintains display data),

the state of display (ON, all ON, all OFF, all forced OFF)

- 6. Built-in oscillator circuit (built-in resistor and capacitor for oscillation)
- 7. Selectable fundamental clock operating modes by serial data: internal oscillator operating mode or external clock operating mode
- 8. Input of serial data supports CCB* format (for 5 V and 3 V)
- 9. Selectable voltage range of power supply for logic block by setting REGE pad

(VDD): +4.5 V to +5.5 V (5 V power supply (REGE = VDD))+2.7 V to +3.6 V (3 V power supply (REGE = VSS)) 10. Built-in quadruple and quintuple voltage booster with discharge function Base voltage of boosting (VBTI2): +3.2 V (Typ.) (5 V power supply (REGE = VDD)) $(V_{BTI} = V_{BTI} = V_{ETI})$: +2.7 V to $V_{DD}[V]$ (3 V power supply (REGE = VSS)) 11. Power supply for LCD driver block (V_{LCD}): +16.0 V (Typ.) $(V_{DD} = 5 V, Quintuple voltage booster is used.)$ $(V_{DD} = 3.3 \text{ V}, \text{Quintuple voltage booster is used.})$ +16.5 V +4.5 V to +16.5 V (range with external power supply) 12. Built-in contrast adjuster LCD drive bias voltage (V_{LCD0}): +4.65 V to +13.5 V (Typ.) (V_{DD} = 5 V, Quintuple voltage booster is used.) +4.65 V to +14.1 V $(V_{DD} = 3.3 V, Quintuple voltage booster is used.)$ +4.65 V to +14.1 V $(V_{LCD} = 16.5 V \text{ with external power supply})$ 13. The initialization of this driver and the prevention of an unintended display are controllable by setting $\overline{\text{RES}}$ pad.

14. Wide range of operating temperature: -40 to +105°C

15. CMOS process and chip with Au bumps

* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

ORDERING INFORMATION

See detailed ordering and shipping information on page 53 of this data sheet.

Specifications Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Uni
		VDD, REGE = VDD	–0.3 to +6.0	
Supply voltage	V _{DD} max	VDD, REGE = VSS	-0.3 to +4.2	V
	V _{LCD} max	VLCD (Note.1)	-0.3 to +17.0	
		CE, CL, DI, RES, TSIN1 to TSIN4, OSCI	-0.3 to +4.2	
	V _{IN} 1	CE, CL, DI, $\overline{\text{RES}}$, TSIN1 to TSIN4, OSCI, Supply more than 2.7 V to V _{DD} before V _{IN} 1 is input.	-0.3 to +6.0	
Input voltage	V _{IN} 2	VBTI1	–0.3 to V _{DD} +0.3	V
	V _{IN} 3	REGE	-0.3 to +6.0	1
	V _{IN} 4	VLCD5 (Note.1)	–0.3 to V _{LCD} +0.3	ĺ
	V _{OUT} 1	VLCD	–0.3 to V _{LCD} +0.3	
Dutput voltage	V _{OUT} 2	S1 to S200, COM1 to COM16	–0.3 to V _{LCD} +0.3	
	V _{OUT} 3	CP12N, CP34N, VLOGIC, TSOUT1 to TSOUT3, TSO, $V_{DD} \leq 3.9V$ (REGE=VSS)	–0.3 to V _{DD} +0.3	V
		CP12N, CP34N, VLOGIC, TSOUT1 to TSOUT3, TSO, V _{DD} > 3.9V (REGE=VDD)	-0.3 to +4.2	
	VINOUT1	СР1Р, СР2Р, СР3Р, СР4Р	–0.3 to V _{LCD} +0.3	
	VINOUT2	VLCD0, VLCD1, VLCD2, VLCD3, VLCD4 (Note.1)	–0.3 to V _{LCD} +0.3	1
Input / Output voltage	VINOUT ³	VBTI2, V _{BTI} 1 ≤ 3.9 V (REGE = VSS)	–0.3 to V _{BTI} 1+0.3	v
		VBTI2, V _{BTI} 1 > 3.9 V (REGE = VDD)	-0.3 to +4.2	
	IOUT1	VLCD	8	
Output current	IOUT ²	$ \begin{array}{ c c c c c c } \hline REGE = VDD & & & & & & & & & & & & & & & & & &$		
	IOUT3	COM1 to COM16	1	
Operating temperature	Topr		-40 to +105	°C
Storage temperature	Tstg		–55 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed,

damage may occur and reliability may be affected.

Allowable Operating Ranges at Ta = -40 to +105°C, V_{SS} = 0 V

Parameter	Symbol	Conditions		Ratings						
	0,11001			Min.	Тур.	Max.	Uni			
	VDD	VDD, REGE = VDD		4.5		5.5				
Supply voltage	VDD	VDD, REGE = VSS		2.7		3.6	V			
	V _{LCD}	VLCD, When VLCD is supplied from th	4.5		16.5					
	V _{BTI} 1	VBTI1, V _{DD} = 4.5 V to 5.5 V (REGE = Quadruple/Quintuple voltage be		4.5		V _{DD}	V			
Input base voltage for voltage booster	V==-2	VBTI1, VBTI2 (VBTI1 = VBTI2) V _{DD} = 2.7 V to 3.6 V (REGE = Quadruple voltage booster is us	VSS),	2.7	V _{DD} (≤ 3.6)	v				
	V _{BTI} 2	VBTI1, VBTI2 (VBTI1 = VBTI2) V _{DD} = 2.7 V to 3.3 V (REGE = Quintuple voltage booster is us	VSS),	2.7		V _{DD} (≤ 3.3)	v			
	V _{LCD} 0	VLCD0, Contrast adjuster is not used.		4.5 (Note. 1)	(Note. 1)	V _{LCD} (Note. 1)	V			
Input voltage for LCD drive bias voltage generator	V _{LCD} 1 V _{LCD} 2 V _{LCD} 3 V _{LCD} 4	VLCD1, VLCD2, VLCD3, VLCE LCD drive bias voltage generat			(Note.1)		V			
	V _{LCD} 5	VLCD5			0 (Note.1)		V			
	Mart	CE, CL, DI,	VDD)	0.5V _{DD}		5.5				
Input High-level voltage	V _{IH} 1	CE, CL, DI,	VSS)	0.8V _{DD}		3.6	V			
	V _{IH} 2	REGE		0.8V _{DD}		5.5				
		CE, CL, DI, $\overline{\text{RES}}$, TSIN1 to TS V _{DD} = 4.5 V to 5.5 V (REGE =		0		0.2V _{DD}				
Input Low-level voltage	V _{IL} 1	CE, CL, DI, RES, TSIN1 to TS VDD = 2.7 V to 3.6 V (REGE =		0		0.2V _{DD}	V			
	V _{IL} 2	REGE		0		0.2V _{DD}				
External clock input frequency	fCK	OSCI, External clock operating mode	[Fig.1]	100	300	600	kH			
External clock duty	DCK	OSCI, External clock operating mode	[Fig.1]	30	50	70	%			
Data setup time	tds	CL, DI	[Fig.2], [Fig.3]	160			ns			
Data hold time	tdh	CL, DI	[Fig.2], [Fig.3]	160			ns			
CE wait time	tcp	CE, CL	[Fig.2], [Fig.3]	160			ns			
CE setup time	tcs	CE, CL	[Fig.2], [Fig.3]	160			ns			
CE hold time	tch	CE, CL	[Fig.2], [Fig.3]	160			ns			
High-level clock pulse width	t∳H	CL	[Fig.2], [Fig.3]	160			ns			
Low-level clock pulse width	tφL	CL	[Fig.2], [Fig.3]	160			ns			
Rise time	tr	CE, CL, DI	[Fig.2], [Fig.3]		160		ns			
Fall time	tf	CE, CL, DI	[Fig.2], [Fig.3]		160		ns			
Reset pulse minimum width	twres	RES	[Fig.5] to [Fig.8]	1.0			ms			

(Note.1) Follow a condition of $V_{LCD} \ge V_{LCD0} > V_{LCD1} > V_{LCD2} > V_{LCD3} > V_{LCD4} > V_{LCD5}$.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics in the Allowable Operating Ranges

Parameter	Symbol	PAD	Conditions			Unit	
i didificici	Cymbol	170		Min.	Тур.	Max.	Onic
		CE, CL, DI,	V _{DD} = 4.5 V to 5.5 V (REGE = VDD)		0.03V _{DD}		
Hysteresis	VH	RES, OSCI	V _{DD} = 2.7 V to 3.6 V (REGE = VSS)		0.05V _{DD}		V
						5.0	
	11	CE, CL, DI,	V _I = 3.6 V			5.0	
Input High-level	IIH1	RES, OSCI	$V_{\rm I} = 5.5 V$,			5.0	μA
current			Supply more than 2.7 V to V _{DD} before V _I is input.				
	I _{IH} 2	REGE	V _I = 5.5 V			5.0	
Input Low-level		CE, CL, DI, RES,					
current	IIL1	TSIN1 to TSIN4,	$V_{I} = 0 V$	-5.0			μA
ourroin		REGE, OSCI					
			V _{DD} = 5.5 V, V _{BTI} 1 = 5.5 V, REGE = VDD,				
			Quadruple voltage booster is used.				
			Contrast adjuster is used.		2,050	4,100	
			LCD drive bias voltage generator is used.		_,	.,	
			Common and segment outputs are open.				
	IBTI1	VBTI1	display on (normal display) V _{DD} = 5.5 V, V _{BTI} 1 = 5.5 V, REGE = VDD,				
			Quintuple voltage booster is used.				
			Contrast adjuster is used.				
			LCD drive bias voltage generator is used.		2,550	5,100	
			Common and segment outputs are open.				
Input current for			display on (normal display)				
			V_{DD} = 3.6 V, V_{BTI} 1 = V_{BTI} 2 = 3.6 V,				μA
voltage booster			REGE = VSS,				
			Quadruple voltage booster is used.		2 000	4 000	
			Contrast adjuster is used. LCD drive bias voltage generator is used.		2,000	4,000	
			Common and segment outputs are open.				
			display on (normal display)				
	I _{BTI} 2	VBTI2	V _{DD} = 3.3 V, V _{BTI} 1 = V _{BTI} 2 = 3.3 V,				
			REGE = VSS,				
			Quintuple voltage booster is used.				
			Contrast adjuster is used.		2,500	5,000	
			LCD drive bias voltage generator is used. Common and segment outputs are open.				
			display on (normal display)				
ON-resistance of			V_{LCD} = 4.5 V (with external supply),				
segment driver	R _{ONS}	S1 to S200	$V_{LCD}0 = 4.5 V$ (with external input),			20	kΩ
output	0113		V_{LCD} to V_{LCD} = 1/5 bias (with external input)				
ON-resistance of			$V_{I,CD} = 4.5 V$ (with external supply),				
common driver	RONC	COM1 to COM16	$V_{\rm I CD}$ = 4.5 V (with external supply), V _{I CD} 0 = 4.5 V (with external input),			20	kΩ
output	ONC		V_{LCD} 1 to V_{LCD} 5 = 1/5 bias (with external input)				
			V _{BTI} 1 = 4.5 V to 5.5 V (REGE = VDD)				
			Voltage booster is used.				
	V _{BTI} 2	VBTI2	Contrast adjuster is not used.	3.09	3.2	3.3	
			LCD drive bias voltage generator is not used.				
			No-load.				
.			Quadruple voltage booster is used.				
Output voltage			Contrast adjuster is not used.	(V _{BTI} 2×4) –0.4	V _{BTI} 2×4	(V _{BTI} 2×4)	V
			LCD drive bias voltage generator is not used. No-load.	-0.4		+0.4	
	V _{LCD}	VLCD	Quintuple voltage booster is used.				
			Contrast adjuster is not used.	(V _{BTI} 2×5)			
			LCD drive bias voltage generator is not used.	-0.4	V _{BTI} 2×5	16.5	
			No-load.				
Oscillator	fosc	Internal clock	Internal oscillator operating mode	210	300	390	kHz
frequency	1050	generator	Internal oscillator operating mode	210	300	390	


Continued on next page.

Continued from preceding page.


Descenter	O: make al		0	Ratings						
Parameter	Symbol	PAD	Conditions	Min.	Тур.	Max.	Unit			
Power current			<power-saving mode=""> V_{DD} = 3.6 V (REGE = VSS), communication inactive, Input level is V_{SS} or V_{DD}.</power-saving>			15				
	I _{DD} 1	VDD	< Power-saving mode > V _{DD} = 5.5 V (REGE = VDD), communication inactive, Input level is V _{SS} or V _{DD} .		50	120				
		~	<normal mode=""> V_{DD} = 3.6 V (REGE = VSS), display on (normal display), internal oscillator operating mode, communication inactive, Input level is V_{SS} or V_{DD}.</normal>		100	500	μΑ			
	IDD2	VDD	< Normal mode > V _{DD} = 5.5 V (REGE = VDD), display on (normal display), internal oscillator operating mode, communication inactive, Input level is V _{SS} or V _{DD} .		150	600				
	ILCD	VLCD	< Normal mode > V _{LCD} = 16.5 V (with external supply), display on (normal display), Voltage booster is not used. Contrast adjuster is used. LCD drive bias voltage generator is used. Common and segment outputs are open.		500	1,000				

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


(1) Clock timing of OSCI pad in the external clock operating mode




(2) When CL is stopped at the low level



(3) When CL is stopped at the high level



Block Diagram



Pad Functions

Pad Name	Pad No.	Function	Active	I/O	Handling when unused
VDD	231 to 234	This is a power supply for logic block. REGE = VDD: Supply a voltage from 4.5 V to 5.5 V to VDD. REGE = VSS: Supply a voltage from 2.7 V to 3.6 V to VDD. In addition, make sure to connect a capacitor between VDD and VSS.	-	-	-
VSS	226 to 229, 235 to 243	Make sure to connect VSS to ground.	-	-	-
VLOGIC	216	This is a monitor of a regulator output for logic power supply. Do not use VLOGIC with an external circuit.	-	0	OPEN
REGE	230	This is an input for controlling the regulator of logic power supply and the regulator of voltage booster. Depending on specification of power supply, make sure to connect REGE to VDD or VSS. REGE = VDD: 5 V Power supply is used. The regulator of logic power supply runs. The regulator of voltage booster runs. REGE = VSS: 3 V Power supply is used. The regulator of logic power supply stops. The regulator of voltage booster supply stops.	-	I	-
S1 to 200	2 to 201	These are segment driver outputs.	_	0	OPEN
COM1 to 8, COM9 to 16	313 to 320, 210 to 203	These are common driver outputs.	-	0	OPEN
VBTI1	244 to 248	This is an input for a base voltage for voltage booster. < <u><when booster="" is="" used="" voltage=""></when></u> Make sure to connect a capacitor between VBTI1 and VSS. REGE = VDD: Input the voltage from 4.5 V to V _{DD} [V] to VBTI1. REGE = VSS: Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to V _{DD} [V] to VBTI1. (When quadruple booster is used : V _{BTI} 1 ≤ 3.6 V, When quintuple booster is used : V _{BTI} 1 ≤ 3.3 V) < <u><when booster="" is="" not="" used="" voltage=""></when></u> Make sure to open VBTI1.	-	I	OPEN
VBTI2	249 to 253	This is an input-output for a base voltage for voltage booster. <u>< When voltage booster is used ></u> Make sure to connect a capacitor between VBTI2 and VSS. REGE = VDD: VBTI2 outputs a base voltage for voltage booster. REGE = VSS: Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to V _{DD} [V] to VBTI1. (When quadruple booster is used : V _{BTI} 1 ≤ 3.6 V, When quintuple booster is used : V _{BTI} 1 ≤ 3.3 V) <u>< When voltage booster is not used ></u> Make sure to open VBTI2.	-	I/O	OPEN
CP1P, CP12N, CP2P, CP3P, CP34N, CP34N,	254 to 257, 258 to 264, 265 to 268, 269 to 272, 273 to 279, 280 to 283	These are Input-outputs for voltage booster. <u>< When quadruple voltage booster is used ></u> Make sure to connect a capacitor between CP1P(+) and CP12N(-). Make sure to connect a capacitor between CP2P(+) and CP12N(-). Make sure to connect a capacitor between CP3P(+) and CP34N(-). Make sure to connect CP4P and VLCD. <u>< When quintuple voltage booster is used ></u> Make sure to connect a capacitor between CP1P(+) and CP12N(-). Make sure to connect a capacitor between CP1P(+) and CP12N(-). Make sure to connect a capacitor between CP2P(+) and CP12N(-). Make sure to connect a capacitor between CP2P(+) and CP12N(-). Make sure to connect a capacitor between CP3P(+) and CP34N(-). Make sure to connect a capacitor between CP4P(+) and CP34N(-). <u>< When voltage booster is not used ></u> Make sure to open CP1P, CP12N, CP2P, CP3P, CP34N and CP4P.	-	I/O	OPEN

Continued on next page.

Continued from preceding page.

Pad Name	Pad No.	Function	Active	I/O	Handling when
VLCD	284 to 289	This is a power supply for LCD driver block. Make sure to connect a capacitor between VLCD and VSS. <u>< When voltage booster is used ></u> (i) When quadruple booster is used: VLCD outputs the booster voltage (V _{BTI} 2 × 4). (ii) When quintuple booster is used: VLCD outputs the booster voltage (V _{BTI} 2 × 5). <u>< When voltage booster is not used ></u> Supply a voltage from 4.5 V to 16.5 V to VLCD. When contrast of interest of the point of the poin	-	I/O	unused
VLCD0	290 to 294	When contrast adjuster is used, follow a condition of $V_{LCD} \ge V_{LCD}0 + 2.4 \text{ V}$. This is an input-output for the LCD drive bias voltage (High level). Make sure to connect a capacitor between VLCD0 and VLCD5. \le When contrast adjuster is used $>$ VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Follow a condition of $V_{LCD}0 \le V_{LCD} - 2.4 \text{ V}$. \le When contrast adjuster is not used $>$ Input the LCD drive bias voltage (High level) to $V_{LCD}0$ from the outside, and follow a condition of $V_{LCD}1 < V_{LCD}0 \le V_{LCD}$.	-	I/O	OPEN
VLCD1	306 to 308	This is an input-output for the LCD drive bias voltage (3/4 level, 4/5 level). Make sure to connect a capacitor between VLCD1 and VLCD5. $\frac{< \text{When LCD drive bias voltage generator is used >}}{(i) \text{ When 1/4 bias is used: VLCD1 outputs the LCD drive bias voltage (3/4 × VLCD0).}}{(ii) \text{ When 1/5 bias is used: VLCD1 outputs the LCD drive bias voltage (4/5 × VLCD0).}}{(i) \text{ When 1/5 bias is used: Input the LCD drive bias voltage (3/4 × VLCD0).}}{(i) When 1/4 bias is used: Input the LCD drive bias voltage (3/4 × VLCD0) to VLCD1 from the outside, and follow a condition of VLCD2 < VLCD1 < VLCD0. (ii) When 1/5 bias is used: Input the LCD drive bias voltage (4/5 × VLCD0) to VLCD1 from the outside, and follow a condition of VLCD2 < VLCD1 < VLCD0.$	-	I/O	OPEN
VLCD2	300 to 302	This is an input-output for the LCD drive bias voltage (2/4 level, 3/5 level). Make sure to connect a capacitor between VLCD2 and VLCD5. $\leq When LCD drive bias voltage generator is used >$ (i) When 1/4 bias is used: VLCD2 outputs the LCD drive bias voltage (2/4 × V _{LCD} 0). (ii) When 1/5 bias is used: VLCD2 outputs the LCD drive bias voltage (3/5 × V _{LCD} 0). $\leq When LCD drive bias voltage generator is not used >$ (i) When 1/5 bias is used: Input the LCD drive bias voltage (2/4 × V _{LCD} 0) to VLCD2 from the outside, and follow a condition of V _{LCD} 4 < V _{LCD} 2 < VLCD1. (ii) When 1/5 bias is used: Input the LCD drive bias voltage (3/5 × V _{LCD} 0) to VLCD2 from the outside, and follow a condition of V _{LCD} 3 < V _{LCD} 2 < VLCD1.	-	I/O	OPEN
VLCD3	303 to 305	This is an input-output for the LCD drive bias voltage (2/5 level). < When LCD drive bias voltage generator is used > (i) When 1/4 bias is used: Make sure to open VLCD3. (ii) When 1/5 bias is used: VLCD3 outputs the LCD drive bias voltage (2/5 × V _{LCD} 0). Make sure to connect a capacitor between VLCD3 and VLCD5. < When LCD drive bias voltage generator is not used > (i) When 1/4 bias is used: Make sure to open VLCD3. (ii) When 1/4 bias is used: Make sure to open VLCD3. (ii) When 1/5 bias is used: Make sure to open VLCD3. (iii) When 1/5 bias is used: Make sure to connect a capacitor between VLCD3 and VLCD5. Input the LCD drive bias voltage (2/5 × V _{LCD} 0) to VLCD3 from the outside, and follow a condition of V _{LCD} 4 < V _{LCD} 3 < V _{LCD} 2.	-	I/O	OPEN

Continued on next page.

Continued from preceding page.

Pad Name	Pad No.	Function	Active	I/O	Handling when unused
VLCD4	309 to 311	This is an input-output for the LCD drive bias voltage (1/4 level, 1/5 level). Make sure to connect a capacitor between VLCD4 and VLCD5. $\frac{< When LCD drive bias voltage generator is used >}{(i)}$ (i) When 1/4 bias is used: VLCD4 outputs the LCD drive bias voltage (1/4 × V _{LCD} 0). (ii) When 1/5 bias is used: VLCD4 outputs the LCD drive bias voltage (1/5 × V _{LCD} 0). $\frac{< When LCD drive bias voltage generator is not used >}{(i)}$ (i) When 1/4 bias is used: Input the LCD drive bias voltage (1/4 × V _{LCD} 0) to VLCD4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4 from the outside, and follow a condition of V _{LCD} 5 < V _{LCD} 4	-	I/O	OPEN
VLCD5	295 to 299	This is an input-output for the LCD drive bias voltage (Low level). Make sure to connect VLCD5 to VSS even if the LCD drive bias generator is not used.	-	I	VSS
OSCI	221	This is an input for the external clock, when external clock operating mode is selected. By "Set of display method" instruction, OC = 0 (internal oscillator operating mode): Make sure to connect OSCI to VSS. OC = 1 (external clock operating mode): OSCI is used to input the external clock.	-	I	VSS
CE	218	These are Inputs for transferring serial data. These pads are connected to a controller.	н	I	
CL	220	CE: Chip enables. CL: Synchronous clock.		I	VSS
DI	219	DI: Transfer data.	-	I	
RES	217	This is an input for reset of this LSI. RES = VSS: The state of this LSI is reset. Refer to about the "System Reset". RES = VDD: Normal state.	L	I	VSS
TSIN1 to TSIN4	222 to 225	These are inputs for a test. Make sure to connect these pads to VSS.	-	I	VSS
TSOUT1 to TSOUT3	212 to 214	These are outputs for a test. Make sure to open these pads.	-	0	OPEN
TSO	215	These are output for a test. Make sure to open this pad.	-	0	OPEN
DUMMY	1, 202, 211, 312	These are dummy pads. These pads are not available. Don't connect between dummy pads. Moreover, don't use them with an external circuit.	-	-	OPEN

								Line	address		L NAO	þ	LNA3							
			НО	1H	2H	ЗH	4H	5H	6H a	ZН	8H	9H	AH	BH	СН	DH	EH	FH		
	S200	S1	D200_1	D200_2	D200_3	D200_4	D200_5	D200_6	D200_7	D200_8	D200_9	D200_10	D200_11	D200_12	D200_13	D200_14	D200_15	D200_16	C7H	
	S199	S2	D199_1	D199_2	D199_3	D199_4	D199_5	D199_6	D199_7	D199_8	D199_9	D199_10 D200_10	D199_11 D200_11	D193_12 D194_12 D195_12 D196_12 D197_12 D198_12 D199_12 D200_12	D199_13	D199_14 D200_14	D199_15 D200_15	D199_16	C6H	
	S198	S3	D198_1	D198_2	D198_3	D198_4	D198_5	D198_6	D198_7	D198_8	D198_9	D198_10	D198_11	D198_12	D198_13	D198_14	D198_15	D198_16	C5H	
	S197	S4	D197_1	D197_2	D197_3	D197_4	D197_5	D197_6	D197_7	D197_8	D197_9	D194_10 D195_10 D196_10 D197_10	D194_11 D195_11 D196_11 D197_11 D198_11	D197_12	D194_13 D195_13 D196_13 D197_13	D194_14 D195_14 D196_14 D197_14	D194_15 D195_15 D196_15 D197_15 D198_15	D194_16 D195_16 D196_16 D197_16	C4H	
	S196	S5	D196_1	D196_2	D196_3	D196_4	D196_5	D196_6	D196_7	D196_8	D196_9	D196_10	D196_11	D196_12	D196_13	D196_14	D196_15	D196_16	СЗН	
	S195	S6	D195_1	D195_2	D195_3	D195_4	D195_5	D195_6	D195_7	D195_8	D195_9	D195_10	D195_11	D195_12	D195_13	D195_14	D195_15	D195_16	C2H	
	S194	S7	D194_1	D194_2	D194_3	D194_4	D194_5	D194_6	D194_7	D194_8	D194_9	D194_10	D194_11	D194_12		D194_14	D194_15	D194_16	C1H	
	S193	S8	D193_1	D193_2	D193_3	D193_4	D193_5	D193_6	D193_7	D193_8	D193_9	D193_10	D193_11	D193_12	D193_13	D193_14	D193_15	D193_16	C0H	CRA7
ut pac						:	:	:	:	:	:	:							:	CRA0 to
Segment output pad	S10	S191	D10_1	D10_2	D10_3	D10_4	D10_5	D10_6	D10_7	D10_8	D10_9	D10_10	D10_11	D10_12	D10_13	D10_14	D10_15	D10_16	H60	tress CR
Segr	6S	S192	D9_1	D9_2	D9_3	D9_4	D9_5	D9_6	D9_7	D9_8	00_9	D9_10	D9_11	D9_12	D9_13	D9_14	D9_15	D9_16	08H	Column address
	88 S	S193	D8_1	D8_2	D8_3	D8_4	D8_5	D8_6	D8_7	D8_8	D8_9	D8_10	D8_11	D8_12	D8_13	D8_14	D8_15	D8_16	07H	Ŭ
	S7	S194	D7_1	D7_2	D7_3	D7_4	D7_5	D7_6	D7_7	D7_8	D7_9	D7_10	D7_11	D7_12	D7_13	D7_14	D7_15	D7_16	H90	
	S6	S195	D6_1	D6_2	D6_3	D6_4	D6_5	D6_6	D6_7	D6_8	D6_9	D6_10	D6_11	D6_12	D6_13	D6_14	D6_15	D6_16	05H	
	S5	S196	D5_1	D5_2	D5_3	D5_4	D5_5	D5_6	D5_7	D5_8	D5_9	D5_10	D5_11	D5_12	D5_13	D5_14	D5_15	D5_16	04H	
	8	S197	D4_1	D4_2	D4_3	D4_4	D4_5	D4_6	D4_7	D4_8	D4_9	D4_10	D4_11	D4_12	D4_13	D4_14	D4_15	D4_16	03H	
	S3	S198	D3_1	D3_2	D3_3	D3_4	D3_5	D3_6	D3_7	D3_8	D3_9	D3_10	D3_11	D3_12	D3_13	D3_14	D3_15	D3_16	02H	
	S2	S199	D2_1	D2_2	D2_3	D2_4	D2_5	D2_6	D2_7	D2_8	D2_9	D2_10	D2_11	2 D2_12	3 D2_13	t D2_14	5 D2_15	5 D2_16	01H	
	S1	S200	D1_1	D1_2	D1_3	D1_4	D1_5	D1_6	D1_7	D1_8	D1_9	D1_10	D1_11	D1_12	D1_13	D1_14	D1_15	D1_16	H00	
	Normal direction (SDIR = "0")	Reversed direction (SDIR = "1")				c	Ð								_					
	Set of column	address direction							Page	address		PGA								


Correspondence of RAM and Segment Output Pad

LC450210PCH


Transfer Format of Serial Data

This LSI has several internal registers. These internal registers are written by CCB interface. Structure of transfer bits consists of CCB address and instruction data. First 8 bits are CCB address. The subsequent bits are instruction data. The bit number of instruction data is different depending on an instruction, and these bits are from 16 bits to 272 bits. The serial data is taken by the positive edge of the CL signal, which is latched by the negative edge of the CE signal. When the number of data in CE = "High level" period is different from the defined number, LSI does not execute the instruction and holds the old state. For more information about the number of instruction data, refer to "Instruction Table".

(1) When CL is stopped at the low level



(2) When CL is stopped at the high level



• B0 to B3, A0 to A3 CCB address is "B2H"

• D0 to D271 Instruction data (from 16 bits to 272 bits)

Ð
Ω
a
н
C
0
ΰ
-
_
-
S
~
_

DZ26 DZ27 DZ28 DZ29 D240 D241 D242 D245 D245 D246 D245 D246 D247 D245 D249 D251 D222 D224 D224 D255	00 0 1 0 DBC 0 1 0 DBC 0 1 0 DT0 DT1 DT2 DT3		D D D D D D D D D D D D D D D D 0 0 0 0	D D D D D D D D D D D D D D D D D D D	
D0 D1 D2 D3 D28 D27 D28 D29 D139 D28			Dn Dn Dn Dn Dn Dn m+1 mm+1m+2m+3m+3	Dr Dr Dr Dr Dr Dr D D D D D D D D D Dr Dr	
			Write display data to RAM (8×15 bits in a lump) (Note.4)	Write display data to RAM (16×16 bits in a lump) (Note.5)	Set of display contrast

(Note.1) "Set of display method" instruction must be executed first. If voltage booster, contrast adjuster and LCD drive bias voltage generator are used, wait time shown from (1) to (3) is needed for stabilization of each circuit after having reset a system by RES = "Low level"

(Note.2) When power-saving mode is changed to normal mode (BU="1" to "0"), wait time shown from (1) to (3) is needed for stabilization of each circuit.

When normal mode is changed to power-saving mode (BU="0" to "1"), secure a stop transition time (discharge time) more than 200[msec].

When voltage booster, contrast adjuster and LCD drive bias voltage generator are used (DBC="1", CTC0,CTC1="1,1"), the stabilization time of these circuits is 200[msec].
 When contrast adjuster and LCD drive bias voltage generator are used (DBC="0", CTC0,CTC1="1,1"), the stabilization time of these circuits is 20[msec].
 When LCD drive bias voltage generator is used (DBC="0", CTC0,CTC1="1,1"), the stabilization time of these circuits is 20[msec].
 When LCD drive bias voltage generator is used (DBC="0", CTC0,CTC1="0,1"), the stabilization time of these circuits is 20[msec].
 When LCD drive bias voltage generator is used (DBC="0", CTC0,CTC1="0,1"), the stabilization time of this circuit is 20[msec].
 Refer from [Fig.5] to [Fig.5] to [Fig.9].

(Note.3) When the number of instruction data which want to execute is different from the number of transferred instruction data, the transferred instruction data is ignored. (Note.4) n=1 to 186, n+14=15 to 200, m=1, 9 (Note.5) n=1 to 185, n+15=16 to 200, m=1

LC450210PCH

www.onsemi.com 13

Explanation of Instruction Data

1. "Set of display method" instruction

The display method is set by "Set of display method" instruction. After having reset a system by $\overline{\text{RES}}$ = "Low level", make sure to execute "Set of display method" first.

	Instruction data (32 bits)																														
D240	D241	D242	D243	D244	D245	D246	D247	D248	D249	D250	D251	D252	D253	D254	D255	D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271
ос	0	1	0	DBC	СТСО	CTC1	0	DT0	DT1	DT2	DT3	DR	WVC	1	0	CDIR	SDIR	1	0	DBF0	DBF1	DBF2	0	FC0	FC1	FC2	FC3	0	0	0	1
								(LSB)		((MSB)									(LSB)		(MSB))	(LSB)			(MSB))			

(1-1) OC … This is control data to set a fundamental clock operating mode.

Internal oscillator operating mode and external clock operating mode are set by this control data. When the internal oscillator operating mode is set, clock generator begins to run after power-saving mode is canceled (BU = "0").

OC	Fundamental clock operating mode	The state of OSCI		
0	Internal oscillator operating mode	Make sure to connect OSCI to VSS.		
1	External clock operating mode	Input the clock f _{CK} from 100 to 600 [kHz].		

(1-2) DBC … This is control data to set a state of voltage booster.
 Run or Stop of voltage booster is set by this control data.
 About the combination of DBC, CTC0 and CTC1, refer to the following table.

(1-3) CTC0, CTC1 ··· These are control data to set a state of contrast adjuster and LCD drive bias voltage generator. Run or Stop of contrast adjuster and LCD drive bias voltage generator is set by these control data. About the combination of DBC, CTC0 and CTC1, refer to the following table.

DBC	CTC0	CTC1	Voltage booster	Contrast adjuster	LCD drive bias voltage generator
0	0	0	Stop	Stop	Stop
0	0	1	Stop	Stop	Run
0	1	0	Stop	Run	Stop
0	1	1	Stop	Run	Run
1	0	0	Run	Stop	Stop
1	0	1	Run	Stop	Run
1	1	0	Run	Run	Stop
1	1	1	Run	Run	Run

About the state of Voltage booster, VBTI1, VBTI2 and VLCD, refer to the following table.


The state of voltage booster	The state of VBTI1	The state of VBTI2	The state of VLCD
Unused	Make sure to open VBTI1.	Make sure to open VBTI2.	Supply a voltage from 4.5 V to 16.5 V to VLCD from the outside.
Quadruple voltage	< REGE = VDD > Input the voltage from 4.5 V to V _{DD} [V] to VBTI1.	< REGE = VDD > VBTI2 outputs a base voltage for voltage booster.	VLCD outputs the
booster is used.	< REGE = VSS > Connect VBTI1 to VBTI2.	< REGE = VSS > Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to V _{DD} [V] (≤3.6 V) to VBTI1.	$(V_{BTI}2 \times 4)$ voltage
Quintuple voltage booster is used.	< REGE = VDD > Input the voltage from 4.5 V to V _{DD} [V] to VBTI1. < REGE = VSS > Connect VBTI1 to VBTI2.	< REGE = VDD > VBTI2 outputs a base voltage for voltage booster. < REGE = VSS > Connect VBTI1 to VBTI2, and Input the voltage from 2.7 V to V _{DD} [V] (≤3.3 V) to VBTI1.	VLCD outputs the (V _{BTI} 2 \times 5) voltage


(Note.1) During (1) or (2) time, voltage booster stops forcibly and is the discharge state. In the discharge state, the electric potential of VLCD is same as VBTI1.


(1) The period of $\overline{\text{RES}}$ = "Low level" (Regardless of the setting of voltage booster)


(2) DBC = "1" is set by "Set of display method" instruction, and power-saving mode (BU = "1") is set by "Control of display ON / OFF" instruction.


(Note.2) The peripheral circuit of VBTI1, VBTI2, CP1P, CP12N, CP2P, CP3P, CP34N, CP4P and VLCD is as follows. Only changing the connection of CP4P, a multiple of the voltage booster is selectable.
















< <u>3 V Power supply (REGE=VSS),</u> Quadruple voltage booster is used (DBC="1") >




< <u>3 V Power supply (REGE=VSS),</u> <u>Quintuple voltage boost is used (DBC="1")</u> >



< <u>3 V Power supply (REGE=VSS),</u>

Voltage booster is not used (DBC="0") >



www.onsemi.com 16

About the state of contrast adjuster, LCD drive bias voltage generator and the state from VLCD1 to VLCD4, refer to the following table.


The state of contrast adjuster	The state of LCD drive bias voltage generator	The state of VLCD0	The state from VLCD1 to VLCD4
Unused	Unused	Input LCD drive bias voltage (High level) to VLCD0 from the outside.	Input LCD drive bias voltage (Middle level) to pads from VLCD1 to VLCD4 from the outside. (When 1/4 bias is used, make sure to open VLCD3.)
Use	Unused	VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Make sure to connect a capacitor between VLCD0 and VLCD5.	Input LCD drive bias voltage (Middle level) to pads from VLCD1 to VLCD4 from the outside. (When 1/4 bias is used, make sure to open VLCD3.)
Unused	Use	Input LCD drive bias voltage (High level) to VLCD0 from the outside.	Pads from VLCD1 to VLCD4 outputs LCD drive bias voltage (Middle level). Make sure to connect a capacitor between pads from VLCD1 to VLCD4 and VLCD5. (When 1/4 bias is used, make sure to open VLCD3.)
Use	Use	VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Make sure to connect a capacitor between VLCD0 and VLCD5.	Pads from VLCD1 to VLCD4 outputs LCD drive bias voltage (Middle level). Make sure to connect a capacitor between pads from VLCD1 to VLCD4 and VLCD5. (When 1/4 bias is used, make sure to open VLCD3.)

(Note.1) During (1) or (2) or (3) time, contrast adjuster and LCD drive bias voltage generator stop forcibly, and are the discharge state. In the discharge state, the electric potential of VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.


- (1) The period of $\overline{\text{RES}}$ = "Low level" (Regardless of the setting of contrast adjuster and LCD drive bias voltage generator)
- (2) CTC0 = "1" is set by "Set of display method" instruction, and power-saving mode (BU = "1") is set by "Control of display ON / OFF" instruction.
- (3) CTC1 = "1" is set by "Set of display method" instruction, and power-saving mode (BU = "1") is set by "Control of display ON / OFF" instruction.


(Note.2) When 1/4 bias is set (DR = "0"), set a peripheral circuit from VLCD0 to VLCD5 as follows.


< <u>Contrast adjuster and LCD drive bias voltage</u> generator are used. (CTC0,CTC1="1,1") >




< <u>Contrast adjuster is not used, and LCD drive bias</u> voltage generator is used. (CTC0,CTC1="0,1") >








< <u>Contrast adjuster is used, and LCD drive bias voltage</u> generator is not used. (CTC0,CTC1="1,0") >




(Note.3) When 1/5 bias is set (DR="1"), set a peripheral circuit from VLCD0 to VLCD5 as follows.


< <u>Contrast adjuster and LCD drive bias voltage</u> generator are used. (CTC0,CTC1="1,1") >



< <u>Contrast adjuster is not used, and LCD drive bias</u> voltage generator is used. (CTC0,CTC1="0,1") >



< <u>Contrast adjuster and LCD drive bias voltage</u> generator are not used. (CTC0,CTC1="0,0") >



< Contrast adjuster is used, and LCD drive bias voltage generator is not used. (CTC0,CTC1="1,0") > VLCD0 Cvm VLCD1 $4/5V_{LCD}0[V] \rightarrow$ • Cvm VLCD2 $3/5V_{LCD}0[V] \rightarrow$ Cvm VLCD3 $2/5V_{LCD}0[V] \rightarrow$ Cvm VLCD4 $1/5V_{LCD}0[V] \rightarrow$ Cym VLCD5 0.1[μF] ≤ Cvm ≤ 0.47[μF] 7/7

 $V_{\text{LCD}}0 \leq V_{\text{LCD}}\text{-}2.4[V]$

(1-4) DT0 to DT3 \cdots These are control data to set duty from 1/8 to 1/16.

1) D 10 to D 15	These are control and to set any from 1/6 to 1/10.
	Duty from $1/8$ to $1/16$ is set by these control data.

					The state from COM1 to COM16				
DT0	DT1	DT2	DT3	Duty	Pads which out	Pads which output scan pulse		t pulse of display off	
DIG	DII	012	DIG	Duty	Normal scan CDIR = "0"	Reversed scan CDIR = "1"	Normal scan CDIR = "0"	Reversed scan CDIR = "1"	
0	0	0	0	1/8 duty	COM1 to COM8	COM16 to COM9	COM9 to COM16	COM8 to COM1	
1	0	0	0	1/9 duty	COM1 to COM9	COM16 to COM8	COM10 to COM16	COM7 to COM1	
0	1	0	0	1/10 duty	COM1 to COM10	COM16 to COM7	COM11 to COM16	COM6 to COM1	
1	1	0	0	1/11 duty	COM1 to COM11	COM16 to COM6	COM12 to COM16	COM5 to COM1	
0	0	1	0	1/12 duty	COM1 to COM12	COM16 to COM5	COM13 to COM16	COM4 to COM1	
1	0	1	0	1/13 duty	COM1 to COM13	COM16 to COM4	COM14 to COM16	COM3 to COM1	
0	1	1	0	1/14 duty	COM1 to COM14	COM16 to COM3	COM15, COM16	COM2, COM1	
1	1	1	0	1/15 duty	COM1 to COM15	COM16 to COM2	COM16	COM1	
Х	х	х	1	1/16 duty	COM1 to COM16	COM16 to COM1	-	-	

X: don't care

(1-5) DR … This is control data to set 1/4 bias or 1/5 bias. 1/4 bias or 1/5 bias is set by this control data.

DR	Bias VLCD1 voltage		VLCD2 voltage	VLCD3 voltage	VLCD4 voltage
0	1/4 bias	1/4 bias 3/4 V _{LCD} 0		Make sure to open VLCD3	1/4 V _{LCD} 0
1	1/5 bias	4/5 V _{LCD} 0	3/5 V _{LCD} 0	2/5 V _{LCD} 0	1/5 V _{LCD} 0

(1-6) WVC ··· This is control data to set inversion drive of LCD drive waveform. Line inversion or frame inversion is set by this control data.

WVC	LCD drive waveform
0	Line inversion
1	Frame inversion

(1-7) CDIR ··· This is control data to set scan direction of common outputs. Scan direction of common outputs is set by this control data.

CDIR	Scan direction of common outputs						
0	Normal scan (COM1 \rightarrow COM2 \rightarrow COM3 $\rightarrow \dots \rightarrow $						
1	Reversed scan (COM16 \rightarrow COM15 \rightarrow COM14 $\rightarrow \dots \rightarrow $						

(1-8) SDIR … This is control data to set a correspondence of a segment output and a column address of RAM.
 A correspondence of a segment output and a column address of RAM are set by this control data.
 Only just changing the setting of SDIR data does not change the display of LCD. When display data is written to RAM, column address of RAM is converted. Then display data is saved to there.

SDIR	Correspondence of a segment output and a column address of RAM
0	Normal direction (Column address "CRA0 to CRA7=00H, 01H, 02H, → C5H, C6H, C7H" of RAM corresponds to segment output "S1, S2, S3, → , S198, S199, S200".)
1	Reversed direction (Column address "CRA0 to CRA7=00H, 01H, 02H, → C5H, C6H, C7H" of RAM corresponds to segment output "S200, S199, S198, → , S3, S2, S1".)

(1-9) DBF0 to DBF2 ··· These are control data to set clock frequency of voltage booster. A clock frequency of voltage booster is set by these control data.

DBF0	DBF1	DBF2	Clock frequency of voltage booster (fcp)		
0	0	0	fosc/12 or f _{CK} /12		
1	0	0	fosc/14 or f _{CK} /14		
0	1	0	fosc/18 or f _{CK} /18		
1	1	0	fosc/22 or f _{CK} /22		
0	0	1	fosc/26 or f _{CK} /26		
1	0	1	fosc/28 or f _{CK} /28		
0	1	1	fosc/30 or f _{CK} /30		
1	1	1	fosc/34 or f _{CK} /34		

(1-10) FC0 to FC3 ··· These are control data to set frame frequency of common and segment output waveforms. A frame frequency of common and segment output waveforms are set by these control data.

500	504	500	FC3			Frame frequency fo[Hz]		
FC0	FC1	FC2	FC3	1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty
0	0	0	0	fosc(f _{CK})/4352 < 68.9[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4400 < 68.2[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >
1	0	0	0	fosc(f _{CK})/3712 < 80.8[Hz] >	fosc(f _{CK})/3744 < 80.1[Hz] >	fosc(f _{CK})/3760 < 79.8[Hz] >	fosc(f _{CK})/3784 < 79.3[Hz] >	fosc(f _{CK})/3744 < 80.1[Hz] >
0	1	0	0	fosc(f _{CK})/2944 < 101.9[Hz] >	fosc(f _{CK})/2952 < 101.6[Hz] >	fosc(f _{CK})/2960 < 101.4[Hz] >	fosc(f _{CK})/2992 < 100.3[Hz] >	fosc(f _{CK})/2976 < 100.8[Hz] >
1	1	0	0	fosc(f _{CK})/2368 < 126.7[Hz] >	fosc(f _{CK})/2376 < 126.3[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >	fosc(f _{CK})/2376 < 126.3[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >
0	0	1	0	fosc(f _{CK})/1984 < 151.2[Hz] >	fosc(f _{CK})/1944 < 154.3[Hz] >	fosc(f _{CK})/2000 < 150.0[Hz] >	fosc(f _{CK})/1936 < 155.0[Hz] >	fosc(f _{CK})/1968 < 152.4[Hz] >
1	0	1	0	fosc(f _{CK})/1696 < 176.9[Hz] >	fosc(f _{CK})/1692 < 177.3[Hz] >	fosc(f _{CK})/1720 < 174.4[Hz] >	fosc(f _{CK})/1672 < 179.4[Hz] >	fosc(f _{CK})/1728 < 173.6[Hz] >
0	1	1	0	fosc(f _{CK})/1472 < 203.8[Hz] >	fosc(f _{CK})/1476 < 203.3[Hz] >	fosc(f _{CK})/1480 < 202.7[Hz] >	fosc(f _{CK})/1496 < 200.5[Hz] >	fosc(f _{CK})/1488 < 201.6[Hz] >
1	1	1	0	fosc(f _{CK})/1312 < 228.7[Hz] >	fosc(f _{CK})/1332 < 225.2[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >
0	0	0	1	fosc(f _{CK})/1184 < 253.4[Hz] >	fosc(f _{CK})/1188 < 252.5[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >	fosc(f _{CK})/1188 < 252.5[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >
1	0	0	1	fosc(f _{CK})/1088 < 275.7[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1100 < 272.7[Hz] >	fosc(f _{CK})/1104 < 271.7[Hz] >
0	1	0	1	fosc(f _{CK})/1056 < 284.1[Hz] >	fosc(f _{CK})/1044 < 287.4[Hz] >	fosc(f _{CK})/1040 < 288.5[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >
1	1	0	1	fosc(f _{CK})/992 < 302.4[Hz] >	fosc(f _{CK})/1008 < 297.6[Hz] >	fosc(f _{CK})/1000 < 300.0[Hz] >	fosc(f _{CK})/990 < 303.0[Hz] >	fosc(f _{CK})/984 < 304.9[Hz] >
0	0	1	1	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/972 < 308.6[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/946 < 317.1[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >
1	0	1	1	fosc(f _{CK})/928 < 323.3[Hz] >	fosc(f _{CK})/936 < 320.5[Hz] >	fosc(f _{CK})/920 < 326.1[Hz] >	fosc(f _{CK})/924 < 324.7[Hz] >	fosc(f _{CK})/936 < 320.5[Hz] >
0	1	1	1	fosc(f _{CK})/896 < 334.8[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/902 < 332.6[Hz] >	fosc(f _{CK})/888 < 337.8[Hz] >
1	1	1	1	fosc(f _{CK})/864 < 347.2[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >	fosc(f _{CK})/860 < 348.8[Hz] >	fosc(f _{CK})/858 < 349.7[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >

FC0	FC1	FC2	FC3		Frame frequ	uency fo[Hz]	
FCU	FUI	FC2	гсэ	1/13 duty	1/14 duty	1/15 duty	1/16 duty
0	0	0	0	fosc(f _{CK})/4264 < 70.4[Hz] >	fosc(f _{CK})/4256 < 70.5[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4352 < 68.9[Hz] >
1	0	0	0	fosc(f _{CK})/3744 < 80.1[Hz] >	fosc(f _{CK})/3808 < 78.8[Hz] >	fosc(f _{CK})/3720 < 80.7[Hz] >	fosc(f _{CK})/3712 < 80.8[Hz] >
0	1	0	0	fosc(f _{CK})/2964 < 101.2[Hz] >	fosc(f _{CK})/2968 < 101.1[Hz] >	fosc(f _{CK})/3000 < 100.0[Hz] >	fosc(f _{CK})/2944 < 101.9[Hz] >
1	1	0	0	fosc(f _{CK})/2392 < 125.4[Hz] >	fosc(f _{CK})/2408 < 124.6[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >	fosc(f _{CK})/2368 < 126.7[Hz] >
0	0	1	0	fosc(f _{CK})/1976 < 151.8[Hz] >	fosc(f _{CK})/1960 < 153.1[Hz] >	fosc(f _{CK})/1980 < 151.5[Hz] >	fosc(f _{CK})/1984 < 151.2[Hz] >
1	0	1	0	fosc(f _{CK})/1716 < 174.8[Hz] >	fosc(f _{CK})/1708 < 175.6[Hz] >	fosc(f _{CK})/1710 < 175.4[Hz] >	fosc(f _{CK})/1696 < 176.9[Hz] >
0	1	1	0	fosc(f _{CK})/1482 < 202.4[Hz] >	fosc(f _{CK})/1456 < 206.0[Hz] >	fosc(f _{CK})/1500 < 200.0[Hz] >	fosc(f _{CK})/1472 < 203.8[Hz] >
1	1	1	0	fosc(f _{CK})/1326 < 226.2[Hz] >	fosc(f _{CK})/1316 < 228.0[Hz] >	fosc(f _{CK})/1350 < 222.2[Hz] >	fosc(f _{CK})/1312 < 228.7[Hz] >
0	0	0	1	fosc(f _{CK})/1196 < 250.8[Hz] >	fosc(f _{CK})/1204 < 249.2[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >	fosc(f _{CK})/1184 < 253.4[Hz] >
1	0	0	1	fosc(f _{CK})/1118 < 268.3[Hz] >	fosc(f _{CK})/1092 < 274.7[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1088 < 275.7[Hz] >
0	1	0	1	fosc(f _{CK})/1040 < 288.5[Hz] >	fosc(f _{CK})/1036 < 289.6[Hz] >	fosc(f _{CK})/1050 < 285.7[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >
1	1	0	1	fosc(f _{CK})/988 < 303.6[Hz] >	fosc(f _{CK})/980 < 306.1[Hz] >	fosc(f _{CK})/990 < 303.0[Hz] >	fosc(f _{CK})/992 < 302.4[Hz] >
0	0	1	1	fosc(f _{CK})/962 < 311.9[Hz] >	fosc(f _{CK})/952 < 315.1[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >
1	0	1	1	fosc(f _{CK})/936 < 320.5[Hz] >	fosc(f _{CK})/924 < 324.7[Hz] >	fosc(f _{CK})/930 < 322.6[Hz] >	fosc(f _{CK})/928 < 323.3[Hz] >
0	1	1	1	fosc(f _{CK})/884 < 339.4[Hz] >	fosc(f _{CK})/896 < 334.8[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/896 < 334.8[Hz] >
1	1	1	1	fosc(f _{CK})/858 < 349.7[Hz] >	fosc(f _{CK})/868 < 345.6[Hz] >	fosc(f _{CK})/870 < 344.8[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >

(Note.1) The value of "<>" is a frame frequency when fosc(fCK) is 300[kHz].

2. "Control of display ON / OFF" instruction

A state of display is set by "Control of display ON / OFF" instruction.

						Insti	uction d	lata (16	bits)						
D256	D256 D257 D258 D259 D260 D261 D262 D263 D264 D265 D266 D267 D268 D269 D270 D271														
PNC	0	1	0	SC0	SC1	0	BU	0	0	1	0	0	0	1	0

(2-1) PNC ··· This is control data to set normal display or reversed display.

Normal display or reversed display is set by this control data. When a state of display is ON (SC0, SC1="0, 0"), the setting of PNC becomes effective.

PNC	Normal display or Reversed display	Display data Dn_m="0"	Display data Dn_m="1"
0	Normal display	OFF	ON
1	Reversed display	ON	OFF

(Note.1) Display data "Dn_m" is from D1_1 to D200_16.

(2-2) SC0, SC1 ··· These are control data to set a state of display.

	1 1	A state of display is	set by these control data.	
SC0	SC1	The state of display	The state of segment outputs	The state of common outputs
0	0	ON	Waveform corresponding to display data	Scan pulse
1	0	All OFF	OFF waveform	Scan pulse
0	1	All ON	ON waveform	Scan pulse
1	1	All forced OFF	V _{LCD} 5 level	V _{LCD} 5 level

(2-3) BU … This is control data to set normal mode or power-saving mode.

Normal mode or power-saving mode (low current) is set by this control data.

BU	Mode	The state of common and segment outputs	Voltage booster	Contrast adjuster	LCD drive bias voltage generator	Internal oscillator (Reception state of the external clock)
0	Normal mode	Normal display operation		These circuits can run e setting of DBC,CTC		Run (The external clock reception is possible)
1	Power-saving mode	V _{LCD} 5 level	Stop and discharge (Note.1)	Stop and discharge (Note.1)	Stop and discharge (Note.1)	Stop (The external clock is not received.)

(Note.1) During (1) or (2) or (3) or (4) time, voltage booster, contrast adjuster and LCD drive bias voltage generator stop forcibly. And each circuit is the discharge state.

(1) The period of $\overline{\text{RES}}$ ="Low level" (Regardless of the setting of voltage booster, contrast adjuster or LCD drive bias voltage generator)

In the discharge state, the electric potential of VLCD is same as VBTI1. And the electric potential of VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.

- (2) DBC="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD is same as VBTI1.
- (3) CTC0="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD0 is same as VLCD5.
- (4) CTC1="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.
- (Note.2) When the setting is changed from normal mode to power-saving mode (BU="0"→"1"), secure a stop transition time more than 200 [msec]. When the setting is changed from power-saving mode to normal mode (BU="1"→"0"), a time shown from (1) to (3) is needed for stabilization of each circuit. (Refer to [Fig.9])
 - (1) When voltage booster, contrast adjuster and LCD drive bias voltage generator are used (DBC="1", CTC0,CTC1="1,1"), the stabilization time of these circuits is 200 [msec].
 - (2) When contrast adjuster and LCD drive bias voltage generator are used (DBC="0", CTC0,CTC1="1,1"), the stabilization time of these circuits is 20 [msec].
 - (3) When LCD drive bias voltage generator is used (DBC="0", CTC0,CTC1="0,1"), the stabilization time of this circuit is 20 [msec].

3. "Set of line address" instruction

A line address of RAM to specify a start display position is set by "Set of line address" instruction.

	Instruction data (16 bits)														
D256	D256 D257 D258 D259 D260 D261 D262 D263 D264 D265 D266 D267 D268 D269 D270 D271														
LNA0	LNA1	LNA2	LNA3	0	0	0	0	0	1	0	0	0	0	1	1
(LSB)	(LSB) (MSB)														

(3-1) LNA0 to LNA3 ··· These are control data to set a line address of RAM.

A line address of RAM to specify a start display position is set by these control data.

(ex.1) When a line address is "8H", the relation between the common output and RAM at the normal scan (CDIR="0") is as follows.

	ne addre	ess of R					A sta	rt display pos	sition			
LSB LNA0	LNA1	LNA2	MSB LNA3	1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty	1/13 duty	1/14 duty	1/15 duty	1/16 duty
0	0	0	1	COM1	COM1	COM1	COM1	COM1	COM1	COM1	COM1	COM1
1	0	0	1	COM2	COM2	COM2	COM2	COM2	COM2	COM2	COM2	COM2
0	1	0	1	COM3	COM3	COM3	COM3	COM3	COM3	COM3	COM3	COM3
1	1	0	1	COM4	COM4	COM4	COM4	COM4	COM4	COM4	COM4	COM4
0	0	1	1	COM5	COM5	COM5	COM5	COM5	COM5	COM5	COM5	COM5
1	0	1	1	COM6	COM6	COM6	COM6	COM6	COM6	COM6	COM6	COM6
0	1	1	1	COM7	COM7	COM7	COM7	COM7	COM7	COM7	COM7	COM7
1	1	1	1	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8
0	0	0	0	-	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9
1	0	0	0	-	-	COM10	COM10	COM10	COM10	COM10	COM10	COM10
0	1	0	0	-	-	-	COM11	COM11	COM11	COM11	COM11	COM11
1	1	0	0	-	-	-	-	COM12	COM12	COM12	COM12	COM12
0	0	1	0	-	-	-	-	-	COM13	COM13	COM13	COM13
1	0	1	0	-	-	-	-	-	-	COM14	COM14	COM14
0	1	1	0	-	-	-	-	-	-	-	COM15	COM15
1	1	1	0	-	-	-	-	-	-	-	-	COM16

(ex.2) When a line address is "8H", the relation between the common output and RAM at the reversed scan (CDIR="1") is as follows.

-	(CDI	<u></u> Γ – Ι) is as	follows.								
Lii LSB	ne addre	ess of R	AM MSB				A star	t display pos	ition			
			_									
LNA0	LNA1	LNA2	LNA3	1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty	1/13 duty	1/14 duty	1/15 duty	1/16 duty
0	0	0	1	COM16	COM16	COM16	COM16	COM16	COM16	COM16	COM16	COM16
1	0	0	1	COM15	COM15	COM15	COM15	COM15	COM15	COM15	COM15	COM15
0	1	0	1	COM14	COM14	COM14	COM14	COM14	COM14	COM14	COM14	COM14
1	1	0	1	COM13	COM13	COM13	COM13	COM13	COM13	COM13	COM13	COM13
0	0	1	1	COM12	COM12	COM12	COM12	COM12	COM12	COM12	COM12	COM12
1	0	1	1	COM11	COM11	COM11	COM11	COM11	COM11	COM11	COM11	COM11
0	1	1	1	COM10	COM10	COM10	COM10	COM10	COM10	COM10	COM10	COM10
1	1	1	1	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9
0	0	0	0	-	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8
1	0	0	0	-	-	COM7	COM7	COM7	COM7	COM7	COM7	COM7
0	1	0	0	-	-	-	COM6	COM6	COM6	COM6	COM6	COM6
1	1	0	0	-	-	-	-	COM5	COM5	COM5	COM5	COM5
0	0	1	0	-	-	-	-	-	COM4	COM4	COM4	COM4
1	0	1	0	-	-	-	-	-	-	COM3	COM3	COM3
0	1	1	0	-	-	-	-	-	-	-	COM2	COM2
1	1	1	0	-	-	-	-	-	-	-	-	COM1

4. "Write display data to RAM (8 × 15 bits in a lump)" instruction

The page address and column address of RAM are set by the "Write display data to RAM (8×15 bits in a lump)" instruction. And the display data of " 8×15 bits (8 common outputs $\times 15$ segment outputs)" are written to the specified page address and column address of RAM in a lump by this instruction.

				Instru	ction data (14	4 bits)				
D128	D129	D130	D131	D132		D243	D244	D245	D246	D247
Dn_m	Dn_m+1	Dn_m+2	Dn_m+3	Dn_m+4		Dn+14_m+3	Dn+14_m+4	Dn+14_m+5	Dn+14_m+6	Dn+14_m+7 ·
(Note.1) n	=1 to 186,	n+14=15 t	to 200, m=	=1, 9						

			Instruction data (continuance)																					
	D248 D249 D250 D251 D252 D253 D254 D255 D256 D257 D258 D259 D260 D261 D262 D263 D264 D265 D266 D267 D268 D269 D270 D271														D271									
┕	0	0	0	0	0	0	0	0	CRA0	CRA1	CRA2	CRA3	CRA4	CRA5	CRA6	CRA7	PGA	0	0	0	0	1	0	0
	(LSB)															(MSB)								

(4-1) CRA0 to CRA7 ··· These are control data to set a column address of RAM. The settable range of a column address from CRA0 to CRA7 is from 00H to C7H.


When a column address is set more than BAH, display data is written from start position and the overflowed data from RAM is canceled.

(4-2) PGA ··· This is control data to set a page address of RAM.


(4-3) Dn_m, Dn_m+1 to Dn+14_m+7 \cdots These are display data which are written to RAM. A start position of writing to RAM is set by PGA and the data fr

A start position of writing to RAM is set by PGA and the data from CRA0 to CRA7.

(ex.1) When a page address PGA is set to 0 and a column address from CRA0 to CRA7 is set to 00H, the relation between instruction data and a direction of writing to RAM is as follows.



(ex.2) When a page address PGA is set to 1 and a column address from CRA0 to CRA7 is set to BAH, the relation between instruction data and a direction of writing to RAM is as follows.



5. "Write display data to RAM (16 × 16 bits in a lump)" instruction

The page address and column address of RAM are set by the "Write display data to RAM (16×16 bits in a lump)" instruction. And the display data of " 16×16 bits (16 common outputs $\times 16$ segment outputs)" are written to the specified page address and column address of RAM in a lump by this instruction.

	Instruction data (272 bits)													
D0	D0 D1 D2 D3 D4 D251 D252 D253 D254 D255													
Dn_m	Dn_m+1	Dn_m+2	Dn_m+3	Dn_m+4		Dn+15_m+11	Dn+15_m+12	Dn+15_m+13	Dn+15_m+14	Dn+15_m+15				
(Note.1) n	Note.1) n=1 to 185, n+15=16 to 200, m=1													

					In	structio	on data	a (cont	inuanc	e)					
D256 D257 D258 D259 D260 D261 D262 D263 D264 D265 D266 D267 D268 D269 D														D270	D271
CRA0	CRA1	CRA2	CRA3	CRA4	CRA5	CRA6	CRA7	PGA	0	0	0	0	1	0	1
(LSB)							(MSB)								

 (5-1) CRA0 to CRA7 ··· These are control data to set a column address of RAM. The settable range of a column address from CRA0 to CRA7 is from 00H to C7H. When a column address is set more than B9H, display data is written from start position and the overflowed data from RAM is canceled.


(5-2) PGA … This is control data to set a page address of RAM.
 When PGA is set to 1, display data is written from start position and the overflowed data from RAM is canceled.

(5-3) Dn_m, Dn_m+1 to Dn+15_m+15 ··· These are display data which are written to RAM. The start position of writing to RAM is set by PGA and the data from CRA0 to CRA7.

(ex.1) When a page address PGA is set to 0 and a column address from CRA0 to CRA7 is set to 04H, the relation between instruction data and a direction of writing to RAM is as follows.

	Column address		01H	02H	03H	04H	05H		13H]	C7H
address	0		Start of wri	positic ting) n	Dn_m Dn_m+1	Dn+1_m Dn+1_m+1		Dn+15_m Dn+15_m+1		DAM
Page add	1					Dn_m+15	Dn+1_m+15	······ / /	▼ Dn+15_m+15	End position	RAM

(ex.2) When a page address PGA is set to 1 and a column address from CRA0 to CRA7 is set to B9H, the relation between instruction data and a direction of writing to RAM is as follows.




6. "Set of display contrast" instruction


When contrast adjuster is used, LCD drive bias voltage V_{LCD}0 (High level) is set by "Set of display contrast" instruction.


Instruction data (16 bits)															
D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271
CT0	CT1	CT2	CT3	CT4	CT5	0	0	0	0	0	1	0	1	1	0
(LSB)					(MSB)										


(6-1) CT0 to CT5 ... These are control data to set a display contrast.

LCD drive bias voltage V_{LCD}0 (High level) is set by these control data. Follow a condition of V_{LCD}0 \leq V_{LCD} - 2.4[V]. (Reference example: from (ex.1) to (ex.4))












(ex.3) VBTI1=VBTI2=3.0V, REGE=VSS, Quintuple voltage booster and contrast adjuster are used.








Step voltage of LCD drive bias V_{LCD}0 (High level) (Step voltage width: 0.15V (fixed))

Step	СТ0	CT1	CT2	СТ3	CT4	CT5	V _{LCD} 0 level (High level)	Step	СТ0	CT1	CT2	СТ3	CT4	CT5	V _{LCD} 0 level (High level)
0	0	0	0	0	0	0	14.10 V	32	0	0	0	0	0	1	9.30 V
1	1	0	0	0	0	0	13.95 V	33	1	0	0	0	0	1	9.15 V
2	0	1	0	0	0	0	13.80 V	34	0	1	0	0	0	1	9.00 V
3	1	1	0	0	0	0	13.65 V	35	1	1	0	0	0	1	8.85 V
4	0	0	1	0	0	0	13.50 V	36	0	0	1	0	0	1	8.70 V
5	1	0	1	0	0	0	13.35 V	37	1	0	1	0	0	1	8.55 V
6	0	1	1	0	0	0	13.20 V	38	0	1	1	0	0	1	8.40 V
7	1	1	1	0	0	0	13.05 V	39	1	1	1	0	0	1	8.25 V
8	0	0	0	1	0	0	12.90 V	40	0	0	0	1	0	1	8.10 V
9	1	0	0	1	0	0	12.75 V	41	1	0	0	1	0	1	7.95 V
10	0	1	0	1	0	0	12.60 V	42	0	1	0	1	0	1	7.80 V
11	1	1	0	1	0	0	12.45 V	43	1	1	0	1	0	1	7.65 V
12	0	0	1	1	0	0	12.30 V	44	0	0	1	1	0	1	7.50 V
13	1	0	1	1	0	0	12.15 V	45	1	0	1	1	0	1	7.35 V
14	0	1	1	1	0	0	12.00 V	46	0	1	1	1	0	1	7.20 V
15	1	1	1	1	0	0	11.85 V	47	1	1	1	1	0	1	7.05 V
16	0	0	0	0	1	0	11.70 V	48	0	0	0	0	1	1	6.90 V
17	1	0	0	0	1	0	11.55 V	49	1	0	0	0	1	1	6.75 V
18	0	1	0	0	1	0	11.40 V	50	0	1	0	0	1	1	6.60 V
19	1	1	0	0	1	0	11.25 V	51	1	1	0	0	1	1	6.45 V
20	0	0	1	0	1	0	11.10 V	52	0	0	1	0	1	1	6.30 V
21	1	0	1	0	1	0	10.95 V	53	1	0	1	0	1	1	6.15 V
22	0	1	1	0	1	0	10.80 V	54	0	1	1	0	1	1	6.00 V
23	1	1	1	0	1	0	10.65 V	55	1	1	1	0	1	1	5.85 V
24	0	0	0	1	1	0	10.50 V	56	0	0	0	1	1	1	5.70 V
25	1	0	0	1	1	0	10.35 V	57	1	0	0	1	1	1	5.55 V
26	0	1	0	1	1	0	10.20 V	58	0	1	0	1	1	1	5.40 V
27	1	1	0	1	1	0	10.05 V	59	1	1	0	1	1	1	5.25 V
28	0	0	1	1	1	0	9.90 V	60	0	0	1	1	1	1	5.10 V
29	1	0	1	1	1	0	9.75 V	61	1	0	1	1	1	1	4.95 V
30	0	1	1	1	1	0	9.60 V	62	0	1	1	1	1	1	4.80 V
31	1	1	1	1	1	0	9.45 V	63	1	1	1	1	1	1	4.65 V

1/8 to 1/16 Duty, 1/4 bias, Line inversion (DR="0", WVC="0", CDIR="0")

on

on




1/n duty (n is integer from 8 to 16)

(Note.1) The duty and frame frequency "fo" are set by DT0, DT1, DT2, DT3, FC0, FC1, FC2 and FC3 in "Set of display method" instruction.

1/8 to 1/16 Duty, 1/5 bias, Line inversion (DR="1", WVC="0", CDIR="0")

on


on



1/n duty (n is integer from 8 to 16)


(Note.1) The duty and frame frequency "fo" are set by DT0, DT1, DT2, DT3, FC0, FC1, FC2 and FC3 in "Set of display method" instruction.

1/8 to 1/16 Duty, 1/4 bias, Frame inversion (DR="0", WVC="1", CDIR="0")



(Note.1) The duty and frame frequency "fo" are set by DT0, DT1, DT2, DT3, FC0, FC1, FC2 and FC3 in "Set of display method" instruction.

<u>1/8 to 1/16 Duty, 1/5 bias, Frame inversion (DR="1", WVC="1", CDIR="0")</u>



1/n duty (n is integer from 8 to 16)

(Note.1) The duty and frame frequency "fo" are set by DT0, DT1, DT2, DT3, FC0, FC1, FC2 and FC3 in "Set of display method" instruction.

Caution About Using CE, CL, DI, RES and OSCI with 5 V signal

When CE, CL, DI, RES and OSCI are input the 5V signal, these input pads must be observed following points to prevent destruction.

(1) Supply VDD (power supply for logic block) before inputting 5V signal to CE, CL, DI, RES and OSCI.

(2) Input 0V to CE, CL, DI, RES and OSCI before shutting down VDD (power supply for logic block).

Peripheral Circuit of OSCI


(1) Internal oscillator operating mode (OC="0")

When internal oscillator operating mode is set, make sure to connect OSCI to VSS.



(2) External clock operating mode (OC="1")

When external clock operating mode is set, make sure to input the clock (f_{CK} : 100 to 600 [kHz]) to OSCI from the outside.




Power Supply Sequence


The following sequence must be observed when power supply is supplied and shut down. (Refer from [Fig.5] to [Fig.8])

- When voltage booster is used
 - < 5 V power supply REGE = VDD >
 - (1) When power supply is supplied: Supply VDD (power supply for logic block). → Input a base voltage for voltage booster to VBTI1 after wait time for inputting voltage (≥ 0). Reset cancellation with RES="High level" (Reset pulse width (≥ 1[msec])). → Wait time for inputting serial data (≥ 1[msec]). → Set DBC to 1 by "Set of display method" instruction.
 - (2) When power supply is shut down:
 - Set BU to 1 by "Control of display ON / OFF" instruction. \rightarrow Wait for stop transition time of each circuit ($\geq 200[msec]$). Reset with RES="Low level". \rightarrow Stop inputting a base voltage for voltage booster to VBTI1. \rightarrow Wait time for shutting down the power supply (≥ 0). \rightarrow Shut down VDD (power supply for logic block).
 - < 3 V power supply REGE = VSS >
 - (1) When power supply is supplied: Supply VDD (power supply for logic block). → Input a base voltage for voltage booster to VBTI1 and VBTI2 after wait time for inputting voltage (≥ 0). Reset cancellation with RES="High level" (Reset pulse width (≥ 1[msec])). → Wait time for inputting serial data (≥ 1[msec]). → Set DBC to 1 by "Set of display method" instruction.
 - (2) When power supply is shut down:
 - Set BU to 1 by "Control of display ON / OFF" instruction. \rightarrow Wait for stop transition time of each circuit (≥ 200 [msec]). Reset with RES="Low level". \rightarrow Stop inputting a base voltage for voltage booster to VBTI1 and VBTI2. \rightarrow Wait time for shutting down the power supply (≥ 0). \rightarrow Shut down VDD (power supply for logic block).
- When voltage booster is not used
 - (1) When power supply is supplied:
 - Supply VDD (power supply for logic block). \rightarrow Reset cancellation with $\overline{\text{RES}}$ ="High level" (Reset pulse width (≥ 1 [msec])). \rightarrow Wait time for supplying voltage and wait time for inputting serial data (≥ 1 [msec]). \rightarrow Supply VLCD (power supply for LCD driver block). \rightarrow Set DBC to 0 by "Set of display method" instruction.
 - (2) When power supply is shut down:
 Set BU to 1 by "Control of display ON / OFF" instruction. →
 Wait for stop transition time of each circuit (≥ 200[msec]). →
 Shut down VLCD (power supply for LCD driver block). →
 Wait time for a reset (≥ 0). →
 Reset with RES="Low level". →
 Wait time for shutting down the power supply (≥ 0). →
 Shut down VDD (power supply for logic block).

(Note.1) Make sure to open VBTI1, VBTI2, CP1P, CP12N, CP2P, CP3P, CP34N and CP4P.

After the following page, examples of power supply sequence and set or cancel the power-saving mode during supplying power.






Instruction

- "Set of display method" is executed. (DBC="1", CTC0, CTC1="1, 1") Make sure to execute "Set of display method" first.
 - When external clock operating mode is set, make sure to set OC to 1.
- (2) "Set of display contrast" is executed.
- (3) "Write display data to RAM (8×15 bits in a lump)" or "Write display data to RAM (16×16 bits in a lump)" is executed.
- (4) "Set of line address" is executed.
- (5) "Control of display ON / OFF" is executed. (SC0, SC1="0, 0", BU="0")
- (6) "Control of display ON / OFF" is executed. (SC0, SC1="1, 1", BU="1")


: twres ≥ 1 [msec]
: $t2 \ge 0$
: $t9 \ge 1$ [msec]
: t4 ≥ 200 [msec]
: t5 > 0
: $t6 \ge 200 \text{ [msec]}$
$:$ t11 \ge 0

[Fig.5]


(ex.2) VLCD (power supply for LCD driver block) is supplied from the outside. Contrast adjuster and LCD drive bias voltage generator are used.



(ex.3) VLCD (power supply for LCD driver block) is supplied from the outside. Contrast adjuster is not used, and VLCD0 is input from the outside. LCD drive bias voltage generator is used.




(ex.4) VLCD (power supply for LCD driver block) is supplied from the outside. Contrast adjuster and LCD drive bias voltage generator are not used. From VLCD0 to VLCD4 is input from the outside.



[Fig.8]

(ex.5) Power-saving mode is set and canceled. (Voltage booster, contrast adjuster and LCD drive bias voltage generator are used.)



[Fig.9]

System Reset

1. Reset function

This LSI can reset the system by $\overline{\text{RES}}$ pad.

2. State of each block during reset

(1) CLOCK GENERATOR, TIMING GENERATOR

These circuits are initialized forcibly during reset (RES="Low level").

(2) INSTRUCTION REGISTER & DECODER, CCB INTERFACE, SHIFT REGISTER

Contents of these circuits are initialized forcibly, and these circuits don't accept serial data during reset ($\overline{\text{RES}}$ ="Low level").

(3) ADDRESS COUNTOR

Contents of this circuit are initialized forcibly during reset (RES="Low level").

(4) DISPLAY DATA RAM

Contents of RAM are not affected by reset.

<u>(5) LATCH</u>

Contents of LATCH are not affected by reset.

(6) COMMON DRIVER, SEGMENT DRIVER

Common drivers and segment drivers output V_{LCD5} level, the display of LCD is forced OFF during reset (RES="Low level").

(7) VOLTAGE BOOSTER

Voltage booster stops, and the electric potential of VLCD is same as VBTI1 during reset (RES="Low level").

(8) CONTRAST ADJUSTER

Contrast adjuster stops, and the electric potential of VLCD0 is same as VLCD5 during reset (RES="Low level").


(9) LCD DRIVE BIAS VOLTAGE GENERATOR

LCD drive bias voltage generator stops, and the electric potential of VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5 during reset (RES="Low level").

3. The state of PAD during reset

PAD	The state during reset
S1 to S200	V _{LCD} 5
COM1 to COM16	V _{LCD} 5
VLCD	V _{BTI} 1
VLCD0	V _{LCD} 5

PAD	The state during reset
VLCD1	V _{LCD} 5
VLCD2	V _{LCD} 5
VLCD3	V _{LCD} 5
VLCD4	V _{LCD} 5




Sample Circuits

Sample circuits are as follows.

	Duty	Bias	VDD	VLCD	Voltage booster	Contrast adjuster	LCD drive bias voltage generator
Sample circuit (1)	1/8 to 1/16	1/5	5.0V	VLCD is not supplied from the outside.	Quintuple voltage boost	Used	Used
Sample circuit (2)	1/8 to 1/16	1/5	5.0V	VLCD is not supplied from the outside.	Quadruple voltage boost	Used	Used
Sample circuit (3)	1/8 to 1/16	1/5	3.0V	VLCD is not supplied from the outside.	Quintuple voltage boost	Used	Used
Sample circuit (4)	1/8 to 1/16	1/5	5.0V	VLCD is supplied from the outside. (16.5V)	Unused	Used	Used
Sample circuit (5)	1/8 to 1/16	1/5	5.0V	VLCD is supplied from the outside. (16.5V)	Unused	Unused	Used
Sample circuit (6)	1/8 to 1/16	1/5	5.0V	VLCD is supplied from the outside. (16.5V)	Unused	Unused	Unused

Sample circuit (1)


1/8 to 1/16 Duty, 1/5 bias, $V_{DD} = 5.0 \text{ V}, V_{BTI1} = 5.0 \text{ V},$ Quintuple voltage booster, Contrast adjuster and LCD drive bias voltage generator are used. (REGE=VDD, "Set of display method" instruction (DBC="1", CTC0, CTC1="1, 1", DR="1") is executed.)



- $$\begin{split} & 1[\mu F] \leq Cvd \leq 10[\mu F] \\ & 1[\mu F] \leq Cbt \leq 10[\mu F] \\ & 1[\mu F] \leq C1 \leq 10[\mu F] \\ & 1[\mu F] \leq C2 \leq 10[\mu F] \\ & 1[\mu F] \leq C3 \leq 10[\mu F] \\ & 1[\mu F] \leq C4 \leq 10[\mu F] \\ & 1[\mu F] \leq Cvl \leq 10[\mu F] \\ & 0.1[\mu F] \leq Cvm \leq 0.47[\mu F] \\ & 4.5V \leq V_{BTI}1 \leq V_{DD} \leq 5.5V \\ & V_{LCD} = 16.0V[Typ.] \ (=V_{BTI}2 \times 5) \end{split}$$
- (*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.
- (*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSCI to VSS.
- (*3) Make sure to open unused common and segment drivers.
- (*4) When "VBTI1 > 5.5V" is assumed during discharge of capacitors for voltage booster, make sure to connect a zener diode "D" between VBTI1 and VSS.

Sample circuit (2)


1/8 to 1/16 Duty, 1/5 bias, $V_{DD} = 5.0 \text{ V}, V_{BTI1} = 5.0 \text{ V},$ Quadruple voltage booster, Contrast adjuster and LCD drive bias voltage generator are used. (REGE=VDD, "Set of display method" instruction (DBC="1", CTC0, CTC1="1, 1", DR="1") is executed.)



- $$\begin{split} & 1[\mu F] \leq Cvd \leq 10[\mu F] \\ & 1[\mu F] \leq Cbt \leq 10[\mu F] \\ & 1[\mu F] \leq C1 \leq 10[\mu F] \\ & 1[\mu F] \leq C2 \leq 10[\mu F] \\ & 1[\mu F] \leq C3 \leq 10[\mu F] \\ & 1[\mu F] \leq Cvl \leq 10[\mu F] \\ & 0.1[\mu F] \leq Cvm \leq 0.47[\mu F] \\ & 4.5V \leq V_{BTI} 1 \leq V_{DD} \leq 5.5V \\ & V_{LCD} = 12.8V[Typ.] (=V_{BTI} 2 \times 4) \end{split}$$
- (*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.
- (*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSCI to VSS.
- (*3) Make sure to open unused common and segment drivers.
- (*4) When "VBTI1 > 5.5V" is assumed during discharge of capacitors for voltage booster, make sure to connect a zener diode "D" between VBTI1 and VSS.

Sample circuit (3)

1/8 to 1/16 Duty, 1/5 bias, $V_{DD} = 3.0 \text{ V}, V_{BTI1} = V_{BTI2} = 3.0 \text{ V},$ Quintuple voltage booster, Contrast adjuster and LCD drive bias voltage generator are used. (REGE=VSS, "Set of display method" instruction (DBC="1", CTC0, CTC1="1, 1", DR="1") is executed.)




- $$\begin{split} & 1[\mu F] \leq Cvd \leq 10[\mu F] \\ & 1[\mu F] \leq Cbt \leq 10[\mu F] \\ & 1[\mu F] \leq C1 \leq 10[\mu F] \\ & 1[\mu F] \leq C2 \leq 10[\mu F] \\ & 1[\mu F] \leq C3 \leq 10[\mu F] \\ & 1[\mu F] \leq C4 \leq 10[\mu F] \\ & 1[\mu F] \leq Cvl \leq 10[\mu F] \\ & 0.1[\mu F] \leq Cvm \leq 0.47[\mu F] \\ & 2.7V \leq V_{BTI} 1 = V_{BTI} 2 \leq V_{DD} \leq 3.3V \\ & V_{LCD} = 15.0V[Typ.] (=V_{BTI} 2 \times 5) \end{split}$$
- (*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.
- (*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSCI to VSS.
- (*3) Make sure to open unused common and segment drivers.
- (*4) When "VBTI1 > 3.6V" is assumed during discharge of capacitors for voltage booster, make sure to connect a zener diode "D" between VBTI1 and VSS.

Sample circuit (4)

1/8 to 1/16 Duty, 1/5 bias,

 $V_{DD} = 5.0 \text{ V}, V_{LCD} = 16.5 \text{ V}$ (Voltage booster is not used, and supply VLCD from the outside), Contrast adjuster and LCD drive bias voltage generator are used. (REGE=VDD, "Set of display method" instruction (DBC="0", CTC0, CTC1="1, 1", DR="1") is executed.)



$$\begin{array}{ll} 1[\mu F] \leq Cvd \leq 10[\mu F] \\ 1[\mu F] \leq Cvl \leq 10[\mu F] \\ 0.1[\mu F] \leq Cvm \leq 0.47[\mu F] \\ 4.5V \leq V_{LCD} \leq 16.5V \end{array} \qquad (*1) \mbox{ When $1/4$ bias is set (DR="0"), make sure to open transmission of the internal oscillator operating mode is set make sure to connect OSCI to VSS. \end{aligned}$$

(*3) Make sure to open unused common and segment drivers.

VLCD3.

(OC="0"),

Sample circuit (5)


1/8 to 1/16 Duty, 1/5 bias,

 V_{DD} = 5.0 V, V_{LCD} = 16.5 V (Voltage booster is not used, and supply VLCD from the outside),

Contrast adjuster is not used (Input the VLCD voltage to VLCD0 pad),

LCD drive bias voltage generator is used.

(REGE=VDD, "Set of display method" instruction (DBC="0", CTC0, CTC1="0, 1", DR="1") is executed.)



$$\begin{split} 1[\mu F] &\leq Cvd \leq 10[\mu F] \\ 1[\mu F] &\leq Cvl \leq 10[\mu F] \\ 0.1[\mu F] &\leq Cvm \leq 0.47[\mu F] \\ 4.5V &\leq V_{LCD} \leq 16.5V \\ V_{LCD} 0 = V_{LCD} \end{split}$$

(*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.

(*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSCI to VSS.


(*3) Make sure to open unused common and segment drivers.

Sample circuit (6)

1/8 to 1/16 Duty, 1/5 bias,

 $V_{DD} = 5.0 \text{ V}, V_{LCD} = 16.5 \text{ V}$ (Voltage booster is not used, and supply VLCD from the outside), Contrast adjuster and LCD drive bias voltage generator are not used (Input the voltage to VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 from the outside.).

(REGE=VDD, "Set of display method" instruction (DBC="0", CTC0, CTC1="0, 0", DR="1") is executed.)



Caution

Caution is provided as follows for the stable operation of this LSI. However, caution does not provide any guarantee for operation and characteristics of this LSI.

Moreover, examples of application circuit described are used only to explain internal operation and usage of this LSI. Therefore, it is necessary to design an application or set, in consideration of an LCD specification and condition.

(1) Power supply pads

All power supply pads must be connected to the power supply, and don't open.

(2) ITO (Indium Tin Oxide) line

Wire the ITO line for power supply and voltage booster as short and wide as possible, because it is necessary to minimize the parasitic resistance of ITO line.

(3) Signal wiring and connection


DUMMY pads should be opened.

(4) Unused input pads

Unfixed input pads cause the unstable operation or the leak current of power supply, because this LSI adopts a CMOS process. Make sure to connect the open pad of logic input to VDD or VSS.

(5) Protection from light


An exposure to the light may cause the malfunction of this LSI. Make sure to shut out the surface, side and back of this LSI from the light when this LSI is mounted to the product.




- Chip size (X, Y and S are based on the dicing center.) X = 1.49 mm Y = 10.63 mm S = 15.8387 mm² Chip thickness = 400 μ m
- Au bump (Typ.)


				Size	
Item	PAD No.	PAD No. Bump shape		Υ [μm]	S [μm²]
	1 to 202	А	170	27	4,590
Bump size	203 to 210, 313 to 320	В	45	99	4,455
	211 to 312	С	68	65	4,420
	1 to 202	A	50		-
Min. bump pitch	203 to 210, 313 to 320	В	75		-
	211 to 312	С	100		-
	1 to 202	А	2	3	-
Min. bump clearance	203 to 210, 313 to 320	В	30		-
	211 to 312	С	35		-
Bump height	All t	oumps	1	7	-

• Alignment mark





Alignment mark 3



• Center coordinates of alignment marks

Alignment mark	X coordinate [µm]	Y coordinate [µm]
Alignment mark 1	-628	-5110
Alignment mark 2	-628	5110
Alignment mark 3	638	-5070

Center coordinates of PADs

PAD	PAD	X coordinate	Y coordinate	Bump
No.	Name	[µm]	[μm]	shape
1	DUMMY	-574.5	5216	А
2	S1	-574.5	4975	А
3	S2	-574.5	4925	А
4	S3	-574.5	4875	А
5	S4	-574.5	4825	А
6	S5	-574.5	4775	А
7	S6	-574.5	4725	А
8	S7	-574.5	4675	А
9	S8	-574.5	4625	А
10	S9	-574.5	4575	А
11	S10	-574.5	4525	А
12	S11	-574.5	4475	А
13	S12	-574.5	4425	А
14	S13	-574.5	4375	А
15	S14	-574.5	4325	А
16	S15	-574.5	4275	А
17	S16	-574.5	4225	А
18	S17	-574.5	4175	А
19	S18	-574.5	4125	А
20	S19	-574.5	4075	А
21	S20	-574.5	4025	А
22	S21	-574.5	3975	А
23	S22	-574.5	3925	А
24	S23	-574.5	3875	А
25	S24	-574.5	3825	А
26	S25	-574.5	3775	А
27	S26	-574.5	3725	А
28	S27	-574.5	3675	А
29	S28	-574.5	3625	А
30	S29	-574.5	3575	А
31	S30	-574.5	3525	А
32	S31	-574.5	3475	А
33	S32	-574.5	3425	А
34	S33	-574.5	3375	А
35	S34	-574.5	3325	А
36	S35	-574.5	3275	А
37	S36	-574.5	3225	А
38	S37	-574.5	3175	А
39	S38	-574.5	3125	А
40	S39	-574.5	3075	А
41	S40	-574.5	3025	А
42	S41	-574.5	2975	А
43	S42	-574.5	2925	А
44	S43	-574.5	2875	А
45	S44	-574.5	2825	Α
46	S45	-574.5	2775	А
47	S46	-574.5	2725	А
48	S47	-574.5	2675	Α
49	S48	-574.5	2625	А
50	S49	-574.5	2575	А
51	S50	-574.5	2525	А
52	S51	-574.5	2475	А
53	S52	-574.5	2425	А
54	S53	-574.5	2375	А
55	S54	-574.5	2325	А
56	S55	-574.5	2275	А
57	S56	-574.5	2225	А
58	S57	-574.5	2175	А
59	S58	-574.5	2125	А
	S59	-574.5	2075	А

		х	Y	
PAD	PAD	coordinate	coordinate	Bump
No.	Name	[µm]	[μm]	shape
61	S60	-574.5	2025	٨
62	S61	-574.5	1975	A A
63	S62			A
		-574.5	1925	
64	S63	-574.5	1875	A
65	S64	-574.5	1825	A .
66	S65	-574.5	1775	A
67	S66	-574.5	1725	A
68	S67	-574.5	1675	A
69	S68	-574.5	1625	A
70	S69	-574.5	1575	A
71	S70	-574.5	1525	A
72	S71	-574.5	1475	A
73	S72	-574.5	1425	A
74	S73	-574.5	1375	A
75	S74	-574.5	1325	A
76	S75	-574.5	1275	A
77	S76	-574.5	1225	А
78	S77	-574.5	1175	А
79	S78	-574.5	1125	А
80	S79	-574.5	1075	А
81	S80	-574.5	1025	А
82	S81	-574.5	975	А
83	S82	-574.5	925	А
84	S83	-574.5	875	А
85	S84	-574.5	825	А
86	S85	-574.5	775	А
87	S86	-574.5	725	А
88	S87	-574.5	675	A
89	S88	-574.5	625	A
90	S89	-574.5	575	A
91	S90	-574.5	525	A
92	S91	-574.5	475	A
93	S92	-574.5	425	A
94	S93	-574.5	375	A
94 95	S93	-574.5	325	A
~~~				
96	S95	-574.5	275	A
97	S96	-574.5	225	A
98	S97	-574.5	175	A
99	S98	-574.5	125	A
100	S99	-574.5	75	A
101	S100	-574.5	25	A .
102	S101	-574.5	-25	A
103	S102	-574.5	-75	A
104	S103	-574.5	-125	<u>A</u>
105	S104	-574.5	-175	A
106	S105	-574.5	-225	A
107	S106	-574.5	-275	A
108	S107	-574.5	-325	A
109	S108	-574.5	-375	А
110	S109	-574.5	-425	А
111	S110	-574.5	-475	А
112	S111	-574.5	-525	А
113	S112	-574.5	-575	А
114	S113	-574.5	-625	А
115	S114	-574.5	-675	А
116	S115	-574.5	-725	А
	S116	-574.5	-775	А
117				
117	S117	-574.5	-825	А
		-574.5 -574.5	-825 -875	A A

		N N		
PAD	PAD	X coordinate	Y coordinate	Bump
No.	Name	coordinate [μm]	[µm]	shape
101	6120			٨
121 122	S120	-574.5	-975	A
	S121	-574.5	-1025	A
123	S122	-574.5	-1075	
124	S123	-574.5	-1125	A
125 126	S124 S125	-574.5	-1175 -1225	A
120	S125	-574.5		A
		-574.5	-1275	A
128 129	S127 S128	-574.5 -574.5	-1325 -1375	A
129	S128	-574.5	-1425	A
130	S129	-574.5	-1425	A
131	S130	-574.5	-1475	A
132				A
133	S132	-574.5	-1575	A
134	S133 S134	-574.5 -574.5	-1625	A
			-1675	
136	S135 S136	-574.5 -574.5	-1725	A
137 138	S136 S137	-574.5	-1775 -1825	A
130	S137 S138		-1825	A
139	S138 S139	-574.5 -574.5	-1875	A
140	S139 S140	-574.5	-1925 -1975	A
141	S140	-574.5	-2025	A
142	S141	-574.5	-2025	A
143	S142	-574.5	-2075	A
144	S143	-574.5	-2125	A
145	S144 S145	-574.5	-2225	A
140	S145	-574.5	-2225	A
147	S140	-574.5	-2325	A
140	S147 S148	-574.5	-2325	A
149	S140	-574.5	-2425	A
150	S149 S150	-574.5	-2475	A
151	S150	-574.5	-2525	A
152	S151 S152	-574.5	-2575	A
155	S152	-574.5	-2625	A
155	S154	-574.5	-2675	A
156	S155	-574.5	-2725	A
157	S156	-574.5	-2775	A
158	S150	-574.5	-2825	A
150	S157	-574.5	-2875	A
160	S159	-574.5	-2925	A
161	S160	-574.5	-2975	A
162	S160	-574.5	-3025	A
162	S162	-574.5	-3075	A
165	S162	-574.5	-3125	A
165	S164	-574.5	-3175	A
166	S165	-574.5	-3225	A
167	S166	-574.5	-3275	A
168	S167	-574.5	-3325	A
169	S168	-574.5	-3375	A
170	S169	-574.5	-3425	A
170	S170	-574.5	-3475	A
172	S170	-574.5	-3525	A
172	S172	-574.5	-3575	A
173	S172	-574.5	-3625	A
175	S173	-574.5	-3675	A
176	S175	-574.5	-3725	A
170	S175	-574.5	-3725	A
178	S170	-574.5	-3825	A
170	S177	-574.5	-3875	A
180	S170	-574.5	-3925	A
100	5113	517.5	0020	~~~~~

		1	1	
PAD	PAD	х	Y	Bump
No.	Name	coordinate	coordinate	shape
110.	Hamo	[µm]	[µm]	onapo
181	S180	-574.5	-3975	А
182	S181	-574.5	-4025	А
183	S182	-574.5	-4075	А
184	S183	-574.5	-4125	А
185	S184	-574.5	-4175	А
186	S185	-574.5	-4225	A
187	S186	-574.5	-4275	A
188	S187	-574.5	-4325	A
189	S188	-574.5	-4375	A
190	S189	-574.5	-4425	A
191	S190	-574.5	-4475	A
192	S191	-574.5	-4525	A
193	S192	-574.5	-4575	A
194	S193	-574.5	-4625	A
195	S194	-574.5	-4675	A
196	S195	-574.5	-4725	А
197	S196	-574.5	-4775	А
198	S197	-574.5	-4825	А
199	S198	-574.5	-4875	А
200	S199	-574.5	-4925	А
200	S200	-574.5	-4975	A
202	DUMMY	-574.5	-5216	A
202	COM16	-135	-5182	В
204	COM15	-60	-5182	В
205	COM14	15	-5182	В
206	COM13	90	-5182	В
207	COM12	165	-5182	В
208	COM11	240	-5182	В
209	COM10	315	-5182	В
210	COM9	390	-5182	В
211	DUMMY	623.5	-5197	С
212	TSOUT1	623.5	-4900	С
213	TSOUT2	623.5	-4800	С
214	TSOUT3	623.5	-4700	С
215	TSO	623.5	-4600	С
216	VLOGIC	623.5	-4500	С
217	RES	623.5	-4400	C
218	CE	623.5	-4300	C
219	DI	623.5	-4200	C
220	CL	623.5	-4100	С
221	OSCI	623.5	-4000	С
222	TSIN1	623.5	-3900	С
223	TSIN2	623.5	-3800	С
224	TSIN3	623.5	-3700	С
225	TSIN4	623.5	-3600	С
226	VSS	623.5	-3500	С
227	VSS	623.5	-3400	С
228	VSS	623.5	-3300	С
229	VSS	623.5	-3200	С
230	REGE	623.5	-3100	С
231	VDD	623.5	-3000	C
232	VDD	623.5	-2900	c
232	VDD	623.5	-2900	C
234	VDD	623.5	-2700	C
235	VSS	623.5	-2600	C
236	VSS	623.5	-2500	С
237	VSS	623.5	-2400	С
238	VSS	623.5	-2300	С
239	VSS	623.5	-2200	С
240	VSS	623.5	-2100	С

	1			
PAD	PAD	Х	Y	Bump
No.	Name	coordinate	coordinate	shape
		[µm]	[µm]	-
241	VSS	623.5	-2000	С
242	VSS	623.5	-1900	С
243	VSS	623.5	-1800	С
244	VBTI1	623.5	-1700	С
245	VBTI1	623.5	-1600	С
246	VBTI1	623.5	-1500	С
247	VBTI1	623.5	-1400	С
248	VBTI1	623.5	-1300	С
249	VBTI2	623.5	-1200	С
250	VBTI2	623.5	-1100	С
251	VBTI2	623.5	-1000	С
252	VBTI2	623.5	-900	С
253	VBTI2	623.5	-800	С
254	CP1P	623.5	-700	С
255	CP1P	623.5	-600	С
256	CP1P	623.5	-500	С
257	CP1P	623.5	-400	С
258	CP12N	623.5	-300	С
259	CP12N	623.5	-200	С
260	CP12N	623.5	-100	С
261	CP12N	623.5	0	С
262	CP12N	623.5	100	С
263	CP12N	623.5	200	С
264	CP12N	623.5	300	С
265	CP2P	623.5	400	С
266	CP2P	623.5	500	С
267	CP2P	623.5	600	С
268	CP2P	623.5	700	С
269	CP3P	623.5	800	С
270	CP3P	623.5	900	С
271	CP3P	623.5	1000	С
272	CP3P	623.5	1100	С
273	CP34N	623.5	1200	С
274	CP34N	623.5	1300	С
275	CP34N	623.5	1400	С
276	CP34N	623.5	1500	С
277	CP34N	623.5	1600	С
278	CP34N	623.5	1700	С
279	CP34N	623.5	1800	С
280	CP4P	623.5	1900	С
281	CP4P	623.5	2000	С
282	CP4P	623.5	2100	С
283	CP4P	623.5	2200	С
284	VLCD	623.5	2300	С
285	VLCD	623.5	2400	С
286	VLCD	623.5	2500	С
287	VLCD	623.5	2600	С
288	VLCD	623.5	2700	С
289	VLCD	623.5	2800	С
290	VLCD0	623.5	2900	С
291	VLCD0	623.5	3000	С
292	VLCD0	623.5	3100	С
293	VLCD0	623.5	3200	С
294	VLCD0	623.5	3300	С
295	VLCD5	623.5	3400	С
296	VLCD5	623.5	3500	С
297	VLCD5	623.5	3600	С
298	VLCD5	623.5	3700	С
299	VLCD5	623.5	3800	С
300	VLCD2	623.5	3900	С

PAD No.	PAD Name	X coordinate [µm]	Y coordinate [µm]	Bump shape
301	VLCD2	623.5	4000	С
302	VLCD2	623.5	4100	С
303	VLCD3	623.5	4200	С
304	VLCD3	623.5	4300	С
305	VLCD3	623.5	4400	С
306	VLCD1	623.5	4500	С
307	VLCD1	623.5	4600	С
308	VLCD1	623.5	4700	С
309	VLCD4	623.5	4800	С
310	VLCD4	623.5	4900	С
311	VLCD4	623.5	5000	С
312	DUMMY	623.5	5197	С
313	COM1	390	5182	В
314	COM2	315	5182	В
315	COM3	240	5182	В
316	COM4	165	5182	В
317	COM5	90	5182	В
318	COM6	15	5182	В
319	COM7	-60	5182	В
320	COM8	-135	5182	В

#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LC450210PCH-T3	Chip with Au bumps (Pb-Free)	960 / Waffle Pack

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates and/or specificating can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor for any such unintended or unauthorized application, Buyer shall indemify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indir