

# **EVE4 IPS 3.5" LCD TFT DATASHEET**

Rev.1.6 2022-11-30

ITEM	CONTENTS	UNIT
LCD Type	TFT/Transmissive/Normally Black/IPS	/
Size	3.5	Inch
Viewing Direction	Free	/
Outside Dimensions (W x H x D)	76.90 x 63.90 x 8.77	mm
Active Area (W x H)	70.08 x 52.56	mm
Pixel Pitch (W x H)	0.219 x 0.219	mm
Resolution	320 (RGB) x 240	/
Brightness	1000	cd/m²
Color Depth	16.7 M	/
Pixel Arrangement	RGB Vertical Stripe	/
Driver IC of Board	BT817Q	/
Interface	SPI/QSPI	/
QSPI Flash Memory size	256	Mb
Host Connector	RiBUS, ZIF 20 pin, 0.5mm pitch,	1
Host Connector	down-side contact	/
With/Without Touch	Without Touch Panel	/
Supply Voltage for Module	3.3	V
Supply Voltage for Backlight	5.0 (TYP.)	V
Audio amplifier	Build in class-D 1.5W audio amplifier	/
Weight	44	g

Note 1. RoHS3 compliant

Note 2. LCM weight tolerance: ± 5%



## 1. REVISION RECORD

REV NO.	REV DATE	CONTENTS	REMARKS
1.0	2021-04-19	Initial Release	
1.1	2021-06-03	Updating the drawing	
1.2	2021-07-20	Updating the supply voltage for backlight	
1.3	2021-07-30	Updating the drawing (dimensions in inches, adding the speaker), New template	
1.4	2021-12-06	Add the accessory link of Riverdi louder speaker: RVA-SPK1.5W-C150, which is matched with Riverdi all EVE4 series displays.	
1.5	2022-04-13	Correction on figure of simplified audio circuit design from R4, 1K resistor to R4, 100K resistor.  R4 100K is the actual resistor value on PCB.	
1.6	2022-11-30	<ul> <li>Update the backlight electrical parameters</li> <li>Add more detailed info like QSPI flash memory size, Audio amplifier etc.</li> <li>Drawing update with adding grounding tape and dimensions overhaul</li> </ul>	



## 2. CONTENTS


1.	RE'	VISION RECORD	2
2.	СО	NTENTS	3
3.	MC	DDULE CLASSIFICATION INFORMATION	4
4.	MC	DDULE DRAWING	5
5.	AB	SOLUTE MAXIMUM RATINGS	6
6.	ELI	ECTRICAL CHARACTERISTICS	6
7.	ВА	CKLIGHT ELECTRICAL CHARACTERISTICS	6
8.	ELI	ECTRO-OPTICAL CHARACTERISTICS	7
9.	INT	TERFACES DESCRIPTION	9
9	.1	P1 connector - RiBUS description	9
9	.2	P2 connector description - Audio interface description	10
10.	Е	BT817Q CONTROLLER SPECIFICATION	11
10	<b>D.1</b>	Serial host interface	11
10	0.2	Block Diagram	11
10	0.3	Host interface SPI mode 0	12
10	0.4	Backlight driver block diagram	12
11.	2	256Mb NOR FLASH MEMORY	13
12.	Т	TIMING CHARACTERISTICS	13
1:	2.1	Timing diagram and input setup timing setting	13
	12.1	I.1 Parallel 24-bit RGB timing table	13
12		System Bus Timing for RGB Interface	
13.	Ν	MODULE INITIALIZATION	15
14.	П	NSPECTION	16
14	4.1	Inspection condition	16
14	4.2	Inspection standard	17
15.	F	RELIABILITY TEST	18
16	- 1	ECAL INFORMATION	19



## 3. MODULE CLASSIFICATION INFORMATION

		35							
1.	2.	3.	4.	5.	6.	7.	8.	9.	10.

NO.	PARAMETER	SYMBOL
1.	BRAND	RV – Riverdi
2.	PRODUCT TYPE	T – TFT Standard
3.	DISPLAY SIZE	35 – 3.5"
4.	MODEL SERIAL NO.	H – High Brightness, IPS
5.	RESOLUTION	H – 320 x 240 px
6.	INTERFACE	B – SPI/QSPI
7.	FRAME	N – Without Mounting Metal Frame
8.	BACKLIGHT TYPE	W – LED White
9.	TOUCH PANEL	N – Without Touch Panel
10.	VERSION	00 – (00-99)





### 5. ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNIT	NOTE
Supply Voltage for Module	VDD	0	3.6		Note 1
Digital I/O signals (SPI/QSPI/GPIO) Voltage	VIN	-0.5	3.3	V	Note 1, 2
Supply voltage for Backlight	BLVDD	-0.3	7.0		Note 1
Operating Temperature	T <sub>OP</sub>	-20	70	°C	
Storage Temperature	$T_{ST}$	-30	80	°C	
Storage Humidity (@ 25 ± 5°C)	$H_{ST}$	10	-	% RH	
Operating Ambient Humidity (@ 25 ± 5°C)	H <sub>OP</sub>	10	-	% RH	

**Note 1.** Exceeding maximum values may cause improper operation or permanent damage to the unit.

Note 2. Digital I/O signals are to be connected to pins  $3 \div 9$ , 11 and 12 pins at RiBUS connector (P1).

### 6. ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Supply Voltage for Module	VDD	3.0	3.3	3.6	V	
Input Voltage "H" Level	V <sub>IH</sub>	2.0	-	3.3	V	
Input Voltage "L" Level	$V_{IL}$	0	-	0.8	V	

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Current drawn from VDD@3.3V	IVDD	-	43	337	mA	Note 1

**Note 1.** Animated pictures are displayed on the screen and there is no QSPI communication during the measurement of TYP and MAX values.

TYP value is measured when the audio is off.

MAX value is measured when the audio is on, and volume is set to maximum

Riverdi loudspeaker RVA-SPK1.5W-C150 is applied during the measurement.

### 7. BACKLIGHT ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Supply Voltage for Backlight	BLVDD	4.5	5.0	5.5	V	Note 1
Lifetime	-	-	50,000	-	hours	Note 2

**Note 1.** The Min voltage of BL driver is 2.7V, the modules will work, but full brightness can't be achieved.

**Note 2.** Operating life means the period in which the LED brightness goes down to 50% of the initial brightness. Typical operating lifetime is the estimated parameter.



PARAMETER	SYMBOL	MIN BL	50% BL	100% BL	UNIT	NOTE
Current drawn from BLVDD @4.5V		TBD	TBD	TBD		
Current drawn from BLVDD @5.0V	I <sub>BLVDD</sub>	4.29	56	135	mA	Note 3
Current drawn from BLVDD @5.5V		4.16	51	119		

Note 3. To control the backlight dimming, please refer to subchapter 11.4.

MIN BL is when REG\_PWM\_DUTY = 1

50% BL is when REG\_PWM\_DUTY = 64

100% BL is when REG\_PWM\_DUTY = 128

### 8. ELECTRO-OPTICAL CHARACTERISTICS

ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	RMK	NOTE	
Response Time	Tr+Tf		-	50	-	ms	FIG 1.	4	
Contrast Ratio	Cr	θ=0°	-	700	-		FIG 2.	1	
Luminance Uniformity	δ WHITE	ø=0° Ta=25 °C	-	75	-	%	FIG 2.	3	
Surface Luminance	Lv	1u-25 C	-	1000	-	cd/m²	FIG 2.	2	
Viewing Angle		ø = 90°	-	80	-	deg	FIG 3.	6	
	θ	ø = 270°	-	80	-	deg	FIG 3.		
Range		0	ø = O∘	-	80	-	deg	FIG 3.	O
		ø = 180°	-	80	-	deg	FIG 3.		
	Rx		0.573	0.613	0.653	-			
	Ry		0.317	0.357	0.397	-			
	Gx	θ=0°	0.324	0.364	0.404	-			
CIE (x, y)	Gy	ø=0°	0.263	0.603	0.643	-	FIG 2.	5	
Chromaticity	Bx	∞_0° Ta=25 °C	0.110	0.150	0.190	-	FIG 2.	5	
	Ву	1a-25 C	0.069	0.109	0.149	-	-		
	Wx	1	0.277	0.317	0.357	-			
	Wy	) in the Country of the	0.299	0.339	0.379	-			

**Note 1.** Contrast Ratio (CR) is defined mathematically as below, for more information see Figure 2.

Contrast Ratio =  $\frac{\text{Average Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}{\text{Average Surface Luminance with all black pixels (P1, P2, P3, P4, P5)}}$ 

**Note 2.** Surface luminance is the LCD surface from the surface with all pixels displaying white. For more information see Figure 2.

Lv = Average Surface Luminance with all white pixels (P1, P2, P3, P4, P5)

Note 3. The uniformity in surface luminance  $\delta$  WHITE is determined by measuring luminance at each test position 1 through 5, and then dividing the minimum luminance of 5 points luminance by maximum luminance of 5 points luminance. For more information see Figure 2.



 $\delta \text{ WHITE } = \frac{\text{Minimum Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}{\text{Maximum Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}$ 

**Note 4.** Response time is the time required for the display to transition from white to black (Rise Time, Tr) and from black to white (Decay Time, Tf). For additional information see Figure 1. The test equipment is BM-7A.

**Note 5.** CIE (x, y) chromaticity, the x, y value is determined by measuring luminance at each test position 1 through 5, and then calculating the average value.

**Note 6**. For TFT module the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to LCD surface. For more information see Figure 3.

**Note 7.** Viewing angle is measured at the center point of the LCD by CONOSCOPE (ergo-80). For response time testing, the testing data is based on BM-7A. Instruments for Contrast Ratio, Surface Luminance, Luminance Uniformity, Chromaticity the test data is based on SR-3A




Figure 1. The definition of response time

Figure 2. Measuring method for Contrast ratio, surface luminance, Luminance uniformity, CIE (x, y) chromaticity







Figure 3. The definition of viewing angle



## 9. INTERFACES DESCRIPTION

## 9.1 P1 connector - RiBUS description

PIN NO.	CONNECTOR	DESCRIPTION	NOTE
1	VDD	Supply voltage for module; TYP 3.3 V	
2	GND	Ground	
3	SPI_SCLK	SPI SCK signal	
4	MISO/ IO.1	SPI MISO signal / SPI Quad mode: SPI data line 1	
5	MOSI/IO.0	SPI MOSI signal / SPI Quad mode: SPI data line 0	
6	CS	SPI chips select signal	
7	INT	Interrupt signal from device to the system, Active Low, internally 47k Pull UP	
8	RST/PD	Reset / Power down signal, Active Low, Internally Pulled UP 47k	
9	GPIO.0	GPIO.0	
10	DISP_AUDIO	Display audio in/out	
11	GPIO.1/IO.2	SPI Single/Dual mode: General purpose IO0. QSPI mode: SPI data line 2	
12	GPIO.2/IO.3	SPI Single/Dual mode: General purpose IO1. QSPI mode: SPI data line 3	
13	NC	Not connected	
14	NC	Not connected	
15	NC	Not connected	
16	NC	Not connected	
17	BLVDD	Supply voltage for backlight	
18	BLVDD	Supply voltage for backlight	
19	BLGND	Backlight Ground, internally connected to GND	
20	BLGND	Backlight Ground, internally connected to GND	

Note 1. Matched 20 pins, 0.5 mm pitch, FFC accessory: FFC0520150



## 9.2 P2 connector description - Audio interface description

PIN NO.	SYMBOL	DESCRIPTION	NOTE
1	SPEAKER+	Speaker coil "+" terminal	Note 1
2	SPEAKER -	Speaker coil "-" terminal	Note i

The audio circuit allows for the following 3 modes:

- 1. To play sounds from BT817Q on internal amplifier U3.
- 2. To play sounds from host on internal amplifier U3.
- 3. To play sounds from BT817Q on external amplifier.

Note 1. Matched Riverdi louder speaker for all EVE4 series displays: RVA-SPK1.5W-C150




Figure 4. The simplified audio circuit design



## 10. BT817Q CONTROLLER SPECIFICATION

BT817Q or EVE4 (Embedded Video Engine 4) simplifies the system architecture for advanced human machine interfaces (HMIs) by providing functionality for display, audio, and touch as well as an object-oriented architecture approach that extends from display creation to the rendering of the graphics.

#### 10.1 Serial host interface

Figure 5.SPI single/dual interface connection





Figure 6. QSPI interface connection



SPI Interface – the SPI slave interface operates up to 30MHz.

Only SPI mode 0 is supported. The SPI interface is selected by default.

**QSPI Interface** – the QSPI slave interface operates up to 30MHz. Only SPI mode 0 is supported. The QSPI can be configured as a SPI slave in SINGLE, DUAL or QUAD channel modes.

By default, the SPI slave operates in the SINGLE channel mode with MOSI as input from the master and MISO as output to the master. DUAL and QUAD channel modes can be configured through the SPI slave itself. To change the channel modes, write to register REG\_SPI\_WIDTH.


### 10.2 Block Diagram

Figure 7. BT817Q Block diagram VCCIO1 SCK MISO MOSI MCU INTERFACE MEMORY AND GRAPHIC CONTROL VCCIO2 PROCESSING R7...R0 G7...G0 REGISTERS CS\_N INT\_N PD\_N B7...B0 INTERRUPT GENERATOR PCLK HSYNC RAM PIXEL CLOCK GENERATOR VSYNC DISP BACKLIGHT SPIM SCLK SPIM MISO SPIM MOSI SPIM IO2 SPIM IO3 FLASH INTERFACE ROM AUDIO CONTROL ENGINE AUDIO L AUDIO X1/CLK **EXTRAS ENGINE** OSC/PLL TOUCH CONTROL X2 VOUT1V2, ◀ CTP\_RST\_N CTP\_INT\_N CTP\_SCL CTP\_SDA CAPACITIVE/ VCC1V2 TOUCH RESISTIVE VCC LDO TOUCH GND XP,XM,YP,YM



### 10.3 Host interface SPI mode 0

Figure 8. SPI timing diagram



The meanings of the timings in the Figure 8 are defined in the table below.

PARAMETER	DESCRIPTION	VCCIO	D=1.8V	VCCIO	)=2.5V	VCCIO	)=3.3V	UNIT
		Min	Max	Min	Max	Min	Max	
T <sub>sclk</sub>	SPI clock period	33.3	-	33.3	-	33.3	-	
T <sub>sclkl</sub>	SPI clock low duration	13	-	13	-	13	-	
T <sub>sclkh</sub>	SPI clock high duration	13	-	13	-	13	-	
T <sub>sac</sub>	SPI access time	4	-	3.5	-	3	-	
T <sub>isu</sub>	Input Setup	4	-	3.5	-	3	-	ns
T <sub>ih</sub>	Input Hold	0	-	0	-	0	-	
$T_{zo}$	Output enable delay	-	16	-	13	11	-	
T <sub>oz</sub>	Output disable delay	-	13	_	11	10		
T <sub>od</sub>	Output data delay	-	15	-	12	11	-	
$T_{csnh}$	CSN hold time	0	-	0	-	0	-	


For more information about BT817Q controller please go to official BT81x website. https://brtchip.com/product/bt817/

## 10.4 Backlight driver block diagram

Backlight enable signal is internally connected to BT817Q backlight control pin. This pin is controlled by two BT817Q's registers. **REG\_PWM\_HZ** specifies the PWM output frequency. **REG\_PWM\_DUTY** specifies the duty cycle.

Refer to BT817Q datasheet for more information.

Figure 9. Backlight driver block diagram





The LED backlight driver used in this module does not burst the LED current. Therefore, it does not generate audible noises on the output capacitor. It is equipped with soft start subsystem, which increases LED lifetime, as LED current peaks are reduced significantly.

#### 11. 256Mb NOR FLASH MEMORY

The Riverdi EVE4 3.5" series modules are built with a 256Mb NOR flash memory chip. Graphics assets such as fonts, audio, and images can be stored in the flash memory. Up to 410 full resolution (320 \* 240 pixels, JPG) images can be stored. If you need to change the memory size, please contact: contact@riverdi.com

There is an additional port P3 for programming the flash memory directly from an external source. This port is designed to be used during production if the customer wants to order pre-programmed EVE4 boards with graphic content of their own choice.

Cable TC2050-IDC-NL is compatible with P3 programming port.

#### 12. TIMING CHARACTERISTICS


## 12.1 Timing diagram and input setup timing setting

### 12.1.1 Parallel 24-bit RGB timing table

PARA	METER	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
DCLK Frequency		F <sub>clk</sub>	5	6	8	MHz	
DCLK Pe	eriod	T <sub>clk</sub>	125	167	200	ns	
	Period Time	T <sub>h</sub>	325	371	438		
	Display Period	$T_{hdisp}$		320			
HSYNC	Back Porch	$T_{hbp}$	3	43	43	DCLK	SYNC mode back porch control by H_BLANKING [7:0] setting Thbp= H_BLANKING [7:0]
	Front Porch	$T_{hfp}$	2	8	75		
	Pulse Width	$T_hw$	2	4	43		
	Period Time	T <sub>v</sub>	244	260	289	HSYNC	
	Display Period	$T_{vdisp}$		240			
VSYNC	Back Porch	$T_{vbp}$	2	12	12	HSYNC	SYNC mode back porch control by V_BLANKING [7:0] setting Tvbp= V_BLANKING [7:0]
	Front Porch	$T_{vfp}$	2	8	37		
	Pulse Width	T <sub>vw</sub>	2	4	12		



## 12.2 System Bus Timing for RGB Interface



PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
CLK Pulse Duty	T <sub>clk</sub>	40	50	60	%
HSYNC Width	T <sub>hw</sub>	2	-	-	DCLK
HSYNC Period	T <sub>h</sub>	55	60	65	CLK
VSYNC Setup Time	T <sub>vst</sub>	12	-	-	
VSYNC Hold Time	T <sub>vhd</sub>	12	-	-	
HSYNC Setup Time	T <sub>hst</sub>	12	-	-	
HSYNC Hold Time	T <sub>hhd</sub>	12	-	-	ne
Data Setup Time	$T_{dsu}$	12	-	-	ns
Data Hold Time	T <sub>dhd</sub>	12	-	-	
DE Setup Time	T <sub>dest</sub>	12	-	-	
DE Hold Time	T <sub>dehd</sub>	12	-	-	



## 13. MODULE INITIALIZATION

1. Initialization data, timings and example codes are available on the Riverdi GitHub, at address: <a href="https://github.com/riverdi-eve">https://github.com/riverdi-eve</a>

### 2. REGISTER VALUES:

REGISTER NAME	REGISTER VALUE (DEC.)
REG_HSIZE	320
REG_VSIZE	240
REG_HCYCLE	371
REG_HOFFSET	43
REG_HSYNC0	0
REG_HSYNC1	4
REG_VCYCLE	260
REG_VOFFSET	12
REG_VSYNC0	0
REG_VSYNC1	4
REG_PCLK	1
REG_SWIZZLE	0
REG_PCLK_POL	1
REG_CSPREAD	0
REG_DITHER	0
REG_PCLK_FREQ	34 (0x22)
REG_PCLK_2X	0



## 14. INSPECTION

Standard acceptance/rejection criteria for TFT module

## 14.1 Inspection condition

Ambient conditions:


• Temperature: 25 ± 2°C

• Humidity: (60 ± 10) %RH

• Illumination: Single fluorescent lamp non-directive (300 to 700 lux)

Viewing distance: 35 ± 5cm between inspector bare eye and LCD.

Viewing Angle: U/D: 45°/45°, L/R: 45°/45°





# 14.2 Inspection standard

ITEM		CRITER	101	N			
	x	3.5" ≤ Size ≤ 5"					
Black spots,		Average Diameter		Qualified Qty			
white spots, light leakage, Foreign Particle		D ≤ 0.15 mm		Ignored			
(round Type)	D=(x+y)/2	0.15 mm	< D	≤ 0.3 mm	N≤3		
	Spots density: 10 mm	0.3mm <	D		Not	allowed	
	Width			3.5" ≤ Size ≤	5"		
		Length		Width		Qualified Qty	
LCD black spots, white spots,		-		W ≤ 0.03		Ignored	
light leakage (line Type)	Length	L ≤ 3.0		0.03 < W ≤ 0.05		2	
		L ≤ 3.0		0.05 < W ≤ 0.1		1	
	Spots density: 10 mm	3.0 < L	-	0.1 < W		Not allowed	
		3.5" ≤ Size	e ≤ 5	"			
Drieb+/Dayle	Item		Qualified Qty				
Bright/Dark Dots	Bright dots	N ≤ 1					
DOIS	Dark dots			N ≤ 2			
	Total Bright and Dark Dots		N ≤ 3				
		Size < 5	Size < 5.0"				
	Average Diamete	Qualified Qty				ty	
	D < 0.2 mm			ored			
Clear spots	0.2 mm < D < 0.3 m				3		
·	0.3 mm < D < 0.5 m	m	2				
	0.5 mm < D		0				
	Spots density: 10 mm						
	3.5" ≤ Siz						
	Average Diameter				fied Qty		
	D ≤ 0.2 mm			Ignored			
Polarizer	0.2 mm < D ≤ 0.3 mm			2			
bubbles	0.3 mm < D ≤ 0.5mi			1			
	0.5 mm < D		0				
	Total Q'ty		3				



## **15. RELIABILITY TEST**

NO.	TEST ITEM	TEST CONDITION	NOTE
1	High Temperature Storage	80°C/120 hours	
2	Low Temperature Storage	-30°C/120 hours	
3	High Temperature Operating	70°C/120 hours	Note 1
4	Low Temperature Operating	-20°C/120 hours	
5	High Temperature and High Humidity	Humidity 40°C, 90%RH, 120Hrs	
6	Thermal Cycling Test (No operation)	-20°C for 30min, 70°C for 30 min. 100 cycles. Then test at room temperature after 1 hour	Note 2
7	Vibration Test	Frequency: 10 ÷ 55 Hz. Stroke: 1.5 mm. Sweep: 10Hz ÷ 55Hz ÷ 10 Hz. 2 hours for each direction of X, Y, Z (Total 6 hours)	
8	Package Drop Test	Height: 60 cm 1 corner, 3 edges, 6 surfaces	

Note 1. Sample quantity for each test item is  $5 \div 10$  pcs.

**Note 2**. Before running cosmetic and function tests, the product must have enough recovery time, at least 2 hours at room temperature.



#### **16.LEGAL INFORMATION**

CE marking is usually obligatory only for a complete end product. Riverdi display modules are semi-finished goods which are used as inputs to become part of the finished products. Therefore, Riverdi display modules are not CE marked.

Riverdi grants the guarantee for the proper operation of the goods for a period of 12 months from the date of possession of the goods. If in a consequence of this guaranteed execution the customer has received the defects-free item as replacement for the defective item, the effectiveness period of this guarantee shall start anew from the moment the customer receives the defects-free item.

Information about device is the property of Riverdi and may be the subject of patents pending or granted. It is not allowed to copy or disclosed this document without prior written permission.

Riverdi endeavors to ensure that all contained information in this document is correct but does not accept liability for any error or omission. Riverdi products are in developing process and published information may be not up to date. Riverdi reserves the right to update and makes changes to Specifications or written material without prior notice at any time. It is important to check the current position with Riverdi.

Images and graphics used in this document are only for illustrative the purpose. All images and graphics are possible to be displayed on the range products of Riverdi, however the quality may vary. Riverdi is no liable to the buyer or to any third party for any indirect, incidental, special, consequential, punitive or exemplary damages (including without limitation lost profits, lost savings, or loss of business opportunity) relating to any product, service provided or to be provided by Riverdi, or the use or inability to use the same, even if Riverdi has been advised of the possibility of such damages.

Riverdi products are not fault tolerant nor designed, manufactured or intended for use or resale as on line control equipment in hazardous environments requiring fail–safe performance, such as in the operation of nuclear facilities, aircraft navigation or communication systems, air traffic control, direct life support machines or weapons systems in which the failure of the product could lead directly to death, personal injury or severe physical or environmental damage ('High-Risk Activities'). Riverdi and its suppliers specifically disclaim any expressed or implied warranty of fitness for High-Risk Activities. Using Riverdi products and devices in 'High-Risk Activities' and in any other application is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Riverdi from all damages, claims or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Riverdi intellectual property rights.



Hi, I am here to help you!
If you have any additional questions, please contact our support via email: contact@riverdi.com