

# SN74ALS29825, SN74ALS29826 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

D2829, JANUARY 1986—REVISED MARCH 1988

- Functionally Equivalent to AMD AM29825 and AM29826
- Improved IOH Specifications
- Multiple Output Enables Allow Multiuser Control of the Interface
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Package Options Include "Small-Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Buffered Control Inputs to Reduce DC Loading Effect
- Dependable Texas Instruments Quality and Reliability


## description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.


With the clock enable ( $\overline{\text{CLKEN}}$ ) low, the eight D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{\text{CLKEN}}$  high will disable the clock buffer, thus latching the outputs. The 'ALS29825 has non-inverting D inputs and the 'ALS29826 has inverting  $\overline{\text{D}}$  inputs. Taking the  $\overline{\text{CLR}}$  input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-control inputs ( $\overline{\text{OC1}}$ ,  $\overline{\text{OC2}}$ , and  $\overline{\text{OC3}}$ ) can be used to place the eight outputs in either a normal logic state (high or low level) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need


SN74ALS29825 . . . DW OR NT PACKAGE




SN74ALS29825 . . . FN PACKAGE



SN74ALS29826 . . . DW OR NT PACKAGE



SN74ALS29826 . . . FN PACKAGE



NC—No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1986, Texas Instruments Incorporated

# SN74ALS29825, SN74ALS29826 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

## description (continued)

for interface or pull-up components. The output controls do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74ALS29825 and SN74ALS29826 are characterized for operation from 0°C to 70°C.


'ALS29825 FUNCTION TABLE

INPUTS					OUTPUT
$\overline{OC}^*$	$\overline{CLR}$	$\overline{CLKEN}$	CLK	D	Q
L	L	X	X	X	L
L	H	L	1	H	H
L	H	L	1	L	L
L	H	H	X	X	$Q_0$
H	X	X	X	X	Z

$\overline{OC}^*$  = H if any of  $\overline{OC}1$ ,  $\overline{OC}2$ , or  $\overline{OC}3$  is high.

$\overline{OC}^*$  = L if all of  $\overline{OC}1$ ,  $\overline{OC}2$ , and  $\overline{OC}3$  are low


## logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for DW and NT packages.

## logic diagram (positive logic)



Pin numbers are for DW and NT packages.

# SN74ALS29825, SN74ALS29826 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


'ALS29826 FUNCTION TABLE

INPUTS					OUTPUT
$\overline{OC}^*$	CLR	$\overline{CLKEN}$	CLK	$\overline{D}$	Q
L	L	X	X	X	L
L	H	L	1	H	L
L	H	L	1	L	H
L	H	H	X	X	$Q_0$
H	X	X	X	X	Z

$\overline{OC}^*$  = H if any of  $\overline{OC}1$ ,  $\overline{OC}2$ , or  $\overline{OC}3$  is high.

$\overline{OC}^*$  = L if all of  $\overline{OC}1$ ,  $\overline{OC}2$ , and  $\overline{OC}3$  are low


### logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for DW and NT packages.

### logic diagram (positive logic)



Pin numbers are for DW and NT packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ .....	7 V
Input voltage .....	7 V
Voltage applied to a disabled 3-state output .....	5.5 V
Operating free-air temperature range .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C

**SN74ALS29825, SN74ALS29826**  
**8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

**recommended operating conditions**

		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		5		4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage						0.8	V
I <sub>OH</sub>	High-level output current						-24	mA
I <sub>OL</sub>	Low-level output current						48	mA
t <sub>w</sub>	Pulse duration	CLR low	5		7			ns
		CLK high	5		7			
		CLK low	5		7			
t <sub>su</sub>	Setup time before CLK↑	CLR inactive	5		7			ns
		Data	2		4			
		CLKEN high or low	6		6			
t <sub>h</sub>	Hold time, data after CLK↑	Data	2		2			ns
		CLKEN	0		2			
T <sub>A</sub>	Operating free-air temperature		25		0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -15 mA	2.4	3.3		V
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -24 mA	2	3.1		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA		0.35	0.5	V
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.4 V			20	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20	μA
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.1	mA
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2	mA
I <sub>OS</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0 V	-75		-250	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V,	Outputs open		70	100	mA

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

**SN74ALS29825, SN74ALS29826**  
**8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

**switching characteristics**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS See Figure 1	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25 °C			V <sub>CC</sub> = MIN TO MAX,† T <sub>A</sub> = MIN TO MAX†		UNIT
				MIN	TYP	MAX	MIN	MAX	
				t <sub>PLH</sub>	CLK	Any Q	C <sub>L</sub> = 50 pF	2	
t <sub>PHL</sub>	2	8.5	2	10					
t <sub>PLH</sub>	C <sub>L</sub> = 300 pF		14				16		
t <sub>PHL</sub>			14				16		
t <sub>PHL</sub>	$\overline{\text{CLR}}$	Any Q	C <sub>L</sub> = 50 pF	6	10		12	ns	
t <sub>PZH</sub>	$\overline{\text{OC}}$	Any Q	C <sub>L</sub> = 50 pF	11.5	12		14	ns	
t <sub>PZL</sub>				11	12		14		
t <sub>PZH</sub>			C <sub>L</sub> = 300 pF		17		20		
t <sub>PZL</sub>					21		23		
t <sub>PHZ</sub>	$\overline{\text{OC}}$	Any Q	C <sub>L</sub> = 50 pF		11		14	ns	
t <sub>PLZ</sub>					9		12		
t <sub>PHZ</sub>			C <sub>L</sub> = 5 pF		5.2	8			9
t <sub>PLZ</sub>					5.2	8			9

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# SN74ALS29825, SN74ALS29826

## 8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS





### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

SWITCH POSITION TABLE

TEST	S1	S2
t <sub>PLH</sub>	Closed	Closed
t <sub>PHL</sub>	Closed	Closed
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PHZ</sub>	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .

FIGURE 1