Features

- Fast read access time 45ns
- Low-power CMOS operation
 - 100µA max standby
 - 20mA max active at 5MHz
- JEDEC standard packages
 - 28-lead PDIP
 - 32-lead PLCC
- 5V ± 10% supply
- High reliability CMOS technology
 - 2,000V ESD protection
 - 200mA latchup immunity
- Rapid programming algorithm 100µs/byte (typical)
- CMOS- and TTL-compatible inputs and outputs
- Integrated product identification code
- Industrial and automotive temperature ranges
- Green (Pb/halide-free) packaging option

1. Description

The Atmel[®] AT27C256R is a low-power, high-performance, 262, 144-bit, one-time programmable, read-only memory (OTP EPROM) organized as 32K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

The Atmel scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically only 8mA in active mode and less than $10\mu A$ in standby mode.

The AT27C256R is available in a choice of industry-standard, JEDEC-approved, one-time programmable (OTP) PDIP and PLCC packages. All devices feature two-line control (\overline{CE} , \overline{OE}) to give designers the flexibility to prevent bus contention.

With 32K byte storage capability, the AT27C256R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

The AT27C256R has additional features to ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100µs/byte. The integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.



256K (32K x 8) One-time Programmable, Read-only Memory

Atmel AT27C256R








2. Pin configurations

Pin name	Function
A0 - A14	Addresses
00 - 07	Outputs
CE	Chip enable
ŌĒ	Output enable
NC	No connect



Note: PLCC package pins 1 and 17 are "don't connect"

3. System considerations

Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1μ F, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.




Figure 3-1. Block diagram

4. Absolute maximum ratings*

Note: 1 Minimum voltage is -0.6V DC which may up	dor
V _{PP} supply voltage with respect to ground2.0V to +14.0V ⁽¹⁾	
Voltage on A9 with respect to ground2.0V to +14.0V ⁽¹⁾	
Voltage on any pin with respect to ground2.0V to +7.0V ⁽¹⁾	
Storage temperature65°C to +150°C	
Temperature under bias55°C to +125°C	

- *NOTICE: Stresses beyond those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to +7.0V for pulses of less than 20ns.

5. DC and AC characteristics

Mode/Pin	CE	ŌĒ	Ai	V _{PP}	Outputs
Read	V _{IL}	V _{IL}	Ai	V _{CC}	D _{OUT}
Output disable	V _{IL}	V _{IH}	X ⁽¹⁾	V _{CC}	High Z
Standby	V _{IH}	X ⁽¹⁾	X ⁽¹⁾	V _{CC}	High Z
Rapid program ⁽²⁾	V _{IL}	V _{IH}	Ai	V _{PP}	D _{IN}
PGM verify ⁽²⁾	X ⁽¹⁾	V _{IL}	Ai	V _{PP}	D _{OUT}
Optional PGM verify ⁽²⁾	V _{IL}	V _{IL}	Ai	V _{CC}	D _{OUT}
PGM inhibit ⁽²⁾	V _{IH}	V _{IH}	X ⁽¹⁾	V _{PP}	High Z
Product identification ⁽⁴⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A14 = V_{IL}$	V _{cc}	Identification code

Table 5-1.Operating Modes

Notes: 1. X can be $V_{I\!L} \text{ or } V_{I\!H}$

2. Refer to programming characteristics.

3. $V_{\rm H} = 12.0 \pm 0.5 V.$

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}) , except A9, which is set to V_{H} , and A0, which is toggled low (V_{IL}) to select the manufacturer's identification byte and high (V_{IH}) to select the device code byte.

Table 5-2.	DC and AC operating conditions for read operation
	be and the operating conditions for read operation

		Atmel AT27C256R			
		-45	-70		
Operating temp. (case)	Ind.	-40°C - 85°C	-40°C - 85°C		
	Auto.		-40°C - 125°C		
V _{CC} supply		5V ± 10%	5V ± 10%		





Symbol	Parameter	Condition		Min	Max	Units
1)/)/ to)/	Ind.		±1	μΑ
ILI	Input load current	$V_{IN} = 0V$ to V_{CC}	Auto.		±5	μΑ
	Output leakage current $V_{OUT} = 0V$ to V_{CC}		Ind.		±5	μΑ
ILO		$v_{OUT} = 0V to v_{CC}$	Auto.		±10	μΑ
I _{PP1} (2)	V _{PP} ⁽¹⁾ read/standby current	$V_{PP} = V_{CC}$			10	μA
		I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$			100	μA
I _{SB}	V _{CC} ⁽¹⁾ standby current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V			1	mA
I _{cc}	V _{CC} active current	$f = 5MHz$, $I_{OUT} = 0mA$, $\overline{E} = V_{IL}$			20	mA
V _{IL}	Input low voltage			-0.6	0.8	V
V _{IH}	Input high voltage			2.0	V _{CC} + 0.5	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA			0.4	V
V _{OH}	Output high voltage	I _{OH} = -400μA		2.4		V

Table 5-3. DC and operating characteristics for read operation

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} , and removed simultaneously with or after V_{PP} .


2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .

Table 5-4. AC characteristics for read operation

			Atmel AT27C256R				
			-	45	-	70	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t _{ACC} ⁽¹⁾	Address to output delay	$\overline{CE} = \overline{OE} = V_{IL}$		45		70	ns
t _{CE} ⁽¹⁾	CE to output delay	$\overline{OE} = V_{IL}$		45		70	ns
t _{OE} ⁽¹⁾	OE to output delay	$\overline{CE} = V_{IL}$		20		30	ns
t _{DF} ⁽¹⁾	$\overline{\text{OE}}$ or $\overline{\text{CE}}$ high to output float, whichever occurred first			20		25	ns
t _{OH}	Output hold from address, CE or OE, whichever occurred first		7		7		ns

Note: 1. See AC waveforms for read operation.

Figure 5-1. AC waveforms for read operation⁽¹⁾



- Notes: 1. Timing measurement reference level is 1.5V for -45 devices. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.
 - 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} .
 - 3. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
 - 4. This parameter is only sampled, and is not 100% tested.
 - 5. Output float is defined as the point when data is no longer driven.

Figure 5-2. Input test waveforms and measurement levels









Figure 5-3. Output test load 1.3V (1N914) 3.3K OUTPUT PIN CL

Note: 1. $C_L = 100 pF$ including jig capacitance, except for the -45 devices, where $C_L = 30 pF$.

Table 5-5.	Pin capacitance		
f = 1MHz, T :	= 25°C ⁽¹⁾		

Symbol	Тур	Мах	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = OV$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$






Figure 5-4. Programming Waveforms⁽¹⁾

Notes: 1. The input timing reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}$

- 2. t_{OE} and t_{DFP} are characteristics of the device, but must be accommodated by the programmer.
- 3. When programming the Atmel AT27C256R, a 0.1µF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

Table 5-6.DC programming characteristics

			Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input load current	$V_{IN} = V_{IL}V_{IH}$		±10	μΑ
V _{IL}	Input low level		-0.6	0.8	V
V _{IH}	Input high level		2.0	V _{CC} + 1	V
V _{OL}	Output low volt	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output high volt	I _{OH} = -400μA	2.4		V
I _{CC2}	V _{CC} supply current (program and verify)			25	mA
I _{PP2}	V _{PP} current	$\overline{CE} = V_{IL}$		25	mA
V _{ID}	A9 product identification voltage		11.5	12.5	V

Table 5-7. AC programming characteristics

$\rm T_{A} = 25 \pm 5^{\circ}C, \, V_{CC} = 6.5 \pm 0.25V, \, V_{PP} = 13.0 \pm 0.25V$

			Lin		
Symbol	Parameter	Test conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address setup time		2		μs
t _{OES}	OE setup time	Input rise and fall times	2		μs
t _{DS}	Data setup time	(10% to 90%) 20ns	2		μs
t _{AH}	Address hold time	Input pulse levels 0.45V to 2.4V Input timing reference level 0.8V to 2.0V Output timing reference level 0.8V to 2.0V	0		μs
t _{DH}	Data hold time		2		μs
t _{DFP}	OE high to output float delay ⁽²⁾		0	130	ns
t _{VPS}	V _{PP} setup time		2		μs
t _{VCS}	V _{CC} setup time		2		μs
t _{PW}	CE program pulse width ⁽³⁾		95	105	μs
t _{OE}	Data valid from $\overline{OE}^{(2)}$			150	ns
t _{PRT}	V_{PP} pulse rise time during programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP} .

2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram.

3. Program pulse width tolerance is $100\mu s \pm 5\%$.

Table 5-8.	The Atmel AT27C256R integrated product identification code
------------	--


		Pins					Hex			
Codes	A0	07	O6	O5	04	O3	02	01	00	data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device type	1	1	0	0	0	1	1	0	0	8C




Π	EL

6. Rapid programming algorithm

A 100 μ s \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





7. Ordering information

t _{ACC}	I _{CC} (mA)							
(ns)	Active	Standby	Atmel ordering code	Package	Lead finish	Operation range		
45	20	0.1	AT27C256R-45JU	32J	Matte tin	Industrial		
45	+5 20		AT27C256R-45PU	28P6	Matte tin	(-40°C to 85°C)		
70	70 20 0	20	20 0	0.1	AT27C256R-70JU	32J	Matte tin	Industrial
70		0.1	AT27C256R-70PU	28P6	Matte tin	(-40°C to 85°C)		

Green package (Pb/halide-free)


Package type				
32J	32-lead, plastic, J-leaded chip carrier (PLCC)			
28P6	28-lead, 0.600" wide, plastic, dual inline package (PDIP)			






8. Packaging information

32J – PLCC



28P6 – PDIP







9. Revision history

Doc. rev.	Date	Comments
00140	10/2011	Correct pinouts
0014N	04/2011	Remove TSOP and SOIC packages Add lead finish to ordering information
0014M	12/2007	



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN **Tel:** (+81) (3) 3523-3551 **Fax:** (+81) (3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev.: 00140-EPROM-10/11

Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No Icense, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STAUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNES FOR A PARTICULAR PUPPOSE, OR NON-INFRINCEMENTS. IN NO EVENTS SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in intended to support or sustain life.