ON Semiconductor

Is Now

onsem!

To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and **ONSEM** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries, **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical " parameters which may be provided in **onsemi** data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

ON Semiconductor®

FAN5236 Dual Mobile-Friendly DDR / Dual-Output PWM Controller

Features

- Highly Flexible, Dual Synchronous Sw itching PWM Controller that Includes Modes for:
	- DDR Mode w ith In-phase Operation for Reduced Channel Interference
	- 90° Phase-shifted, Tw o-stage DDR Mode for Reduced Input Ripple
	- Dual Independent Regulators, 180° Phase Shifted
- Complete DDR Memory Pow er Solution
	- $-$ V_{TT} Tracks V_{DDQ/2}
	- $-$ V_{DDQ/2} Buffered Reference Output
- Lossless Current Sensing on Low -side MOSFET or Precision Over-Current Using Sense Resistor
- V_{CC} Under-Voltage Lockout
- Converters can Operate from +5V or 3.3V or Battery Pow er Input (5V to 24V)
- Excellent Dynamic Response w ith Voltage Feedforw ard and Average-Current-Mode Control
- Pow er-Good Signal
- Supports DDR-II and HSTL
- Light-Load Hysteretic Mode Maximizes Efficiency
- TSSOP28 Package

Applications

- DDR V_{DDQ} and V_{TT} Voltage Generation
- **Mobile PC Dual Regulator**
- Server DDR Pow er i
- Hand-held PC Pow er

Related Resources

- [http://w w w .onsemi.com/pub/Collateral/AN-](http://www.onsemi.com/pub/Collateral/AN-6002.pdf.pdf)[6002.pdf.pdf](http://www.onsemi.com/pub/Collateral/AN-6002.pdf.pdf)
- [http://w w w .onsemi.com/pub/Collateral/AN-](http://www.onsemi.com/pub/Collateral/AN-1029.pdf.pdf)[1029.pdf.pdf](http://www.onsemi.com/pub/Collateral/AN-1029.pdf.pdf)

Description

The FAN5236 PWM controller provides high efficiency and regulation for tw o output voltages adjustable in the range of 0.9V to 5.5V required to pow er I/O, chip-sets, and memory banks in high-performance notebook computers, PDAs, and Internet appliances. Synchronous rectification and hysteretic operation at light loads contribute to high efficiency over a w ide range of loads. The Hysteretic Mode can be disabled separately on each PWM converter if PWM Mode is desired for all load levels. Efficiency is enhanced by using MOSFET $R_{DS(ON)}$ as a current-sense component.

Feedforw ard ramp modulation, average-current-mode control scheme, and internal feedback compensation provide fast response to load transients. Out-of-phase operation w ith 180-degree phase shift reduces input current ripple. The controller can be transformed into a complete DDR memory pow er supply solution by activating a designated pin. In DDR mode, one of the channels tracks the output voltage of another channel and provides output current sink and source capability essential for proper pow ering of DDR chips. The buffered reference voltage required by this type of memory is also provided. The FAN5236 monitors these outputs and generates separate PGx (pow er good) signals w hen the soft-start is completed and the output is w ithin ±10% of the set point. Built-in over-voltage protection prevents the output voltage from going above 120% of the set point. Normal operation is automatically restored w hen the overvoltage conditions cease. Under-voltage protection latches the chip off w hen output drops below 75% of the set value after the soft-start sequence for this output is completed. An adjustable over-current function monitors the output current by sensing the voltage drop across the low er MOSFET. If precision current-sensing is required, an external current-sense resistor may be used.

FANS280 - Dual Mobile-Friendly DDB / Dual-Octrocal Controller **FAN5236 — Dual Mobile-Friendly DDR / Dual-Output PWM Controller**

Ordering Information

Block Diagrams

Pin Configuration

Pin Definitions

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Electrical Characteristics

Recommended operating conditions, unless otherw ise noted.

Continued on following page…

Electrical Characteristics (Continued)

Block Diagram

Figure 5. DDR Regulator Application

Table 1. DDR Regulator BOM

Note:

1. Suitable for typical notebook computer application of 4A continuous, 6A peak for V_{DDQ} . If continuous operation above 6A is required, use single SO-8 packages. *For more information, refer to the Power MOSFET Selection Section and use AN-6002 for design calculations.*

Figure 6. Dual Regulator Application

Table 2. DDR Regulator BOM

Item	Description	Qty.	Ref.	Vendor	Part Number
1.	Capacitor 68µf, Tantalum, 25V, ESR 95mQ		C ₁	AVX.	TPSV686*025#095
$\overline{2}$	Capacitor 10nf, Ceramic	$\overline{2}$	C2, C3	Any	
3	Capacitor 68µf, Tantalum, 6V, ESR 1.8 Ω		C4	AVX	TAJB686*006
4	Capacitor 150nF, Ceramic	$\mathbf{2}$	C5, C7	Any	
5	Capacitor 330µf, Poscap, 4V, ESR 40mQ	$\overline{2}$	C6, C8	Sanyo	4TPB330ML
5	Capacitor 0.1µF, Ceramic	$\mathbf{2}$	C ₉	Any	
11	56.2 $K\Omega$, 1% Resistor	$\overline{2}$	R1, R2	Any	
12 ²	10K Ω , 5% Resistor	$\overline{2}$	R ₃	Any	
13	3.24 $K\Omega$, 1% Resistor		R4	Any	
14	1.82K Ω , 1% Resistor	3	R5, R8, R9	Any	
15	1.5K Ω , 1% Resistor	$\overline{2}$	R6, R7	Any	
27	Schottky Diode 30V	$\mathbf{2}$	D1, D2	ON Semiconductor	BAT54
28	Inductor 6.4 μ H, 6A, 8.64m Ω		L1, L2	Panasonic	ETQ-P6F6R4HFA
29	Dual MOSFET with Schottky	1.	Q1	ON Semiconductor	FDS6986AS ⁽²⁾
30	DDR Controller		U1	ON Semiconductor	FAN5236

Note:

2. If currents above 4A continuous are required, use single SO-8 packages. *For more information, refer to the Power MOSFET Selection Section and AN-6002 for design calculations.*

Circuit Description

Overview

The FAN5236 is a multi-mode, dual-channel PWM controller intended for graphic chipset, SDRAM, DDR DRAM, or other low -voltage pow er applications in modern notebook, desktop, and sub-notebook PCs. The IC integrates control circuitry for tw o synchronous buck converters. The output voltage of each controller can be set in the range of 0.9V to 5.5V by an external resistor divider.

The tw o synchronous buck converters can operate from either an unregulated DC source (such as a notebook battery), w ith voltage ranging from 5.0V to 24V, or from a regulated system rail of 3.3V to 5.0V. In either mode, the IC is biased from a +5V source. The PWM modulators use an average-current-mode control w ith input voltage feedforw ard for simplified feedback loop compensation and improved line regulation. Both PWM controllers have integrated feedback loop compensation that reduces the external components needed.

Depending on the load level, the converters can operate in fixed-frequency PWM Mode or in a Hysteretic Mode. Sw itch-over from PWM to Hysteretic Mode improves the converters' efficiency at light loads and prolongs battery run time. In Hysteretic Mode, comparators are synchronized to the main clock, w hich allow s seamless transition betw een the modes and reduces channel-tochannel interaction. The Hysteretic Mode can be inhibited independently for each channel if variable frequency operation is not desired.

The FAN5236 can be configured to operate as a complete DDR solution. When the DDR pin is set HIGH, the second channel provides the capability to track the output voltage of the first channel. The PWM2 converter is prevented from going into Hysteretic Mode if the DDR pin is set HIGH. In DDR Mode, a buffered reference voltage (buffered voltage of the REF2 pin), required by DDR memory chips, is provided by the PG2 pin.

Converter Modes and Synchronization Table 3. Converter Modes and Synchronization

When used as a dual converter, as show n in [Figure 6,](#page-9-1) out-of-phase operation w ith 180-degree phase shift reduces input current ripple.

For "tw o-step" conversion (w here the V_{TT} is converted from V_{DDQ} as in [Figure 5\)](#page-8-1) used in DDR Mode, the duty cycle of the second converter is nominally 50% and the optimal phasing depends on V_{IN} . The objective is to keep noise generated from the sw itching transition in one converter from influencing the "decision" to sw itch in the other converter.

When V_{IN} is from the battery, it's typically higher than 7.5V. As show n in [Figure 7,](#page-10-0) 180° operation is undesirable because the turn-on of the V_{DDQ} converter occurs very near the decision point of the V_{TT} converter.

 V_{TT}

Figure 7. Noise-Susceptible 180° Phasing for DDR1

In-phase operation is optimal to reduce inter-converter interference when V_{IN} is higher than 5V (when V_{IN} is from a battery), as show n in [Figure 8.](#page-10-1) Because the duty cycle of PWM1 (generating V_{DDQ}) is short, the sw itching point occurs far aw ay from the decision point for the V_{TT} regulator, w hose duty cycle is nominally 50%.

5V, 180° phase-shifted operation can be rejected for the reasons demonstrated in [Figure 7.](#page-10-0)

In-phase operation w ith $V_{IN} \approx 5V$ is even w orse, since the sw itch point of either converter occurs near the sw itch point of the other converter, as seen in [Figure 9.](#page-10-2) In this case, as V_{IN} is a little higher than 5V, it tends to cause early termination of the V_{TT} pulse width. Conversely, the V_{TT} sw itch point can cause early termination of the V_{DDQ} pulse w idth w hen V_{IN} is slightly low er than 5V.

Figure 9. Noise-Susceptible In-Phase Operation for DDR2

These problems are solved by delaying the second converter's clock by 90°, as show n in [Figure 10.](#page-10-3) In this w ay, all sw itching transitions in one converter take place far aw ay from the decision points of the other converter.

www.onsemi.com

Initialization and Soft Start

Assuming EN is HIGH, FAN5236 is initialized when V_{CC} exceeds the rising UVLO threshold. Should V_{CC} drop below the UVLO threshold, an internal pow er-on reset function disables the chip.

The voltage at the positive input of the error amplifier is limited by the voltage at the SS pin, w hich is charged w ith a 5µA current source. Once C_{SS} has charged to V_{REF} (0.9V) the output voltage is in regulation. The time it takes SS to reach 0.9V is:

$$
t_{0.9} = \frac{0.9 \times C_{SS}}{5} \tag{1}
$$

w here $t_{0.9}$ is in seconds if C_{SS} is in μ F.

When SS reaches 1.5V, the pow er-good outputs are enabled and Hysteretic Mode is allow ed. The converter is forced into PWM Mode during soft-start.

Operation Mode Control

The mode-control circuit changes the converter mode from PWM to hysteretic and vice versa, based on the voltage polarity of the SW node w hen the low er MOSFET is conducting and just before the upper MOSFET turns on. For continuous inductor current, the SW node is negative w hen the low er MOSFET is conducting and the converters operate in fixed-frequency PWM Mode, as show n i[n Figure 11.](#page-11-0) This mode achieves high efficiency at nominal load. When the load current decreases to the point w here the inductor current flow s through the low er MOSFET in the 'reverse' direction, the SW node becomes positive and the mode is changed to hysteretic, w hich achieves higher efficiency at low currents by decreasing the effective sw itching frequency.

To prevent accidental mode change or "mode chatter," the transition from PWM to Hysteretic Mode occurs w hen the SW node is positive for eight consecutive clock cycles, as show n in [Figure 11.](#page-11-0) The polarity of the SW node is sampled at the end of the low er MOSFET conduction time. At the transition betw een PWM and Hysteretic Mode, the upper and low er MOSFETs are turned off. The phase node "rings" based on the output inductor and the parasitic capacitance on the phase node and settles out at the value of the output voltage.

The boundary value of inductor current, w here current becomes discontinuous, can be estimated by the follow ing expression:

 $\big)$

L

Figure 11. Transitioning Between PWM and Hysteretic Mode

Hysteretic Mode

Conversely, the transition from Hysteretic Mode to PWM Mode occurs w hen the SW node is negative for eight consecutive cycles.

A sudden increase in the output current causes a change from Hysteretic to PWM Mode. This load increase causes an instantaneous decrease in the output voltage due to the voltage drop on the output capacitor ESR. If the load causes the output voltage (as presented at V_{SMS}) to drop below the hysteretic regulation level (20mV below V_{REF}), the mode is changed to PWM on the next clock cycle.

In Hysteretic Mode, the PWM comparator and the error amplifier that provide control in PWM Mode are inhibited and the hysteretic comparator is activated. In Hysteretic Mode, the low -side MOSFET is operated as a synchronous rectifier, w here the voltage across $V_{DS(ON)}$ is monitored and switched off when $V_{DS(ON)}$ goes positive (current flow ing back from the load), allow ing the diode to block reverse conduction.

The hysteretic comparator initiates a PFM signal to turn on HDRV at the rising edge of the next oscillator clock, w hen the output voltage (at V_{SNS}) falls below the low er threshold (10mV below V_{REF}) and terminates the PFM signal or w hen V_{SNS} rises over the higher threshold (5mV above V_{REF}). The switching frequency is primarily a function of:

- Spread betw een the tw o hysteretic thresholds
- ^ILOAD
- Output inductor and capacitor ESR.

A transition back to PWM continuous conduction mode (CCM) mode occurs w hen the inductor current rises sufficiently to stay positive for eight consecutive cycles. This occurs w hen:

J

 $\left(\frac{\Delta V H Y S T E R E S I S}{2.727}\right)$

ESR 2 V HYSTERESIS

l ∆ =

I LOAD(CCM) w here $\Delta V_{HYSTERESIS}$ = 15mV and ESR is the equivalent series resistance of C_{OUT} .

Because of the different control mechanisms, the value of the load current w here transition into CCM operation takes place is typically higher compared to the load level at w hich transition into Hysteretic Mode occurs. Hysteretic Mode can be disabled by setting the FPWM pin LOW.

(3)

Figure 12. Current Limit / Summing Circuits

Current Processing Section

The current through the R_{SENSE} resistor (I_{SNS}) is sampled (typically 400ns) after Q2 is turned on, as show n in [Figure 12.](#page-12-0) That current is held and summed w ith the output of the error amplifier. This effectively creates a current-mode control loop. The resistor connected to ISNS x pin (R_{SENSE}) sets the gain in the current feedback loop. The follow ing expression estimates the recommended value of R_{SENSE} as a function of the maximum load current $(I_{\text{CoAD(MAX)}})$ and the value of the $MOSFET R_{DS(ON)}$:

$$
R_{SENSE} = \left(\frac{I_{LOAD(MAX)} \cdot R_{DS(ON)}}{75 \mu A} - 100\right) \tag{4}
$$

 R_{SENSE} must, how ever, be kept higher than 700 Ω even if the number calculated comes out to be less than 700Ω .

Setting the Current Limit

A ratio of I_{SNS} is compared to the current established w hen a 0.9V internal reference drives the ILIM pin:

$$
R_{LIM} = \frac{11}{I_{LOAD}} \times \left(\frac{(100 + R_{SENSE})}{R_{DS(ON)}} \right)
$$
 (5)

Since the tolerance on the current limit is largely dependent on the ratio of the external resistors, it is fairly accurate if the voltage drop on the sw itching-node side of R_{SENSE} is an accurate representation of the load current. When using the MOSFET as the sensing element, the variation of $R_{DS(ON)}$ causes proportional variation in the I_{SNS} . This value varies from device to device and has a typical junction temperature coefficient of about 0.4%/°C (consult the MOSFET datasheet for actual values), so the actual current limit set point decreases proportional to increasing MOSFET die temperature. A factor of 1.6 in the current limit set point should compensate for MOSFET $R_{DS(ON)}$ variations, assuming the MOSFET heat sinking keeps its operating die temperature below 125°C.

Figure 13. Improving Current-Sensing Accuracy

More accurate sensing can be achieved by using a resistor (R1) instead of the $R_{DS(ON)}$ of the FET, as show n in [Figure 13.](#page-12-1) This approach causes higher losses, but yields greater accuracy in both V_{DROOP} and I_{LIMT} . R1 is a low value resistor (e.g. 10mΩ).

Current limit (I_{LIMT}) should be set high enough to allow inductor current to rise in response to an output load transient. Typically, a factor of 1.2 is sufficient. In addition, since $I_{I\text{MIT}}$ is a peak current cut-off value, multiply I_{LOAD(MAX)} by the inductor ripple current (e.g. 25%). For example, i[n Figure 6,](#page-9-1) the target for I_{LIMT} :

$$
I_{LIMIT} > 1.2 \times 1.25 \times 1.6 \times 6A \approx 14.5A
$$
 (6)

Duty Cycle Clamp

During severe load increase, the error amplifier output can go to its upper limit, pushing a duty cycle to almost 100% for significant amount of time. This could cause a large increase of the inductor current and lead to a long recovery from a transient, over-current condition, or even to a failure at especially high input voltages. To prevent this, the output of the error amplifier is clamped to a fixed value after tw o clock cycles if severe output voltage excursion is detected, limiting the maximum duty cycle to:

$$
DC_{\text{max}} = \frac{V_{\text{out}}}{V_{\text{in}}} + \left(\frac{2.4}{V_{\text{IN}}}\right) \tag{7}
$$

This is designed to not interfere w ith normal PWM operation. When FPWM is grounded, the duty cycle clamp is disabled and the maximum duty cycle is 87%.

Gate Driver Section

The adaptive gate control logic translates the internal PWM control signal into the MOSFET gate drive signals, providing necessary amplification, level shifting, and shoot-through protection. It also has functions that optimize the IC performance over a w ide range of operating conditions. Since MOSFET sw itching time can vary dramatically from type to type and w ith the input voltage, the gate control logic provides adaptive dead time by monitoring the gate-to-source voltages of both upper and low er MOSFETs. The low er MOSFET drive is not turned on until the gate-to-source voltage of the upper MOSFET has decreased to less than approximately 1V. Similarly, the upper MOSFET is not turned on until the gateto-source voltage of the low er MOSFET has decreased to less than approximately 1V. This allow s a w ide variety of upper and low er MOSFETs to be used w ithout a concern for simultaneous conduction or shoot-through.

There must be a low -resistance, low -inductance path betw een the driver pin and the MOSFET gate for the adaptive dead-time circuit to function properly. Any delay along that path subtracts from the delay generated by the adaptive dead-time circuit and shoot-through may occur.

Frequency Loop Compensation

Due to the implemented current-mode control, the modulator has a single-pole response w ith -1 slope at frequency determined by load:

$$
f_{\rho_O} = \frac{1}{2\pi R_O C_O} \tag{8}
$$

w here R_0 is load resistance; C_0 is load capacitance.

For this type of modulator, a Type-2 compensation circuit is usually sufficient. To reduce the number of external components and simplify the design, the PWM controller has an internally compensated error amplifier. [Figure 14](#page-13-0) show s a Type-2 amplifier, its response, and the responses of a current-mode modulator and the converter. The Type-2 amplifier, in addition to the pole at the origin, has a zero-pole pair that causes a flat gain region at frequencies betw een the zero and the pole.

$$
f_z = \frac{1}{2\pi R_2 C_1} = 6kHz
$$
\n(9)

$$
f_{p} = \frac{1}{2\pi\pi_{2}C_{2}} = 600kHz
$$
 (10)

This region is also associated w ith phase "bump" or reduced phase shift. The amount of phase-shift reduction depends on the w idth of the region of flat gain and has a maximum value of 90°. To further simplify the converter compensation, the modulator gain is kept independent of the input voltage variation by providing feedforw ard of V_{IN} to the oscillator ramp. The zero frequency, the amplifier high-frequency gain, and the modulator gain are chosen to satisfy most typical applications. The crossover frequency appears at the point w here the modulator attenuation equals the amplifier high-frequency gain. The system designer must specify the output filter capacitors to position the load main pole somew here w ithin a decade low er than the amplifier zero frequency. With this type of compensation, plenty of phase margin is achieved due to zero-pole pair phase "boost."

www.onsemi.com 13

Conditional stability may occur only w hen the main load pole is positioned too much to the left side on the frequency axis due to excessive output filter capacitance. In this case, the ESR zero placed w ithin the 10kHz to 50kHz range gives some additional phase boost. There is an opposite trend in mobile applications to keep the output capacitor as small as possible.

If a larger inductor value or low -ESR values are required by the application, additional phase margin can be achieved by putting a zero at the LC crossover frequency. This can be achieved w ith a capacitor across the feedback resistor (e.g. R5 fro[m Figure 6\)](#page-9-1), as show n in [Figure 15.](#page-14-0)

The optimal value of C(Z) is:

$$
C(Z) = \frac{\sqrt{L(OUT) \times C(OUT)}}{R}
$$
\n(11)

Protections

The converter output is monitored and protected against extreme overload, short-circuit, over-voltage, and undervoltage conditions.

A sustained overload on an output sets the PGx pin LOW and latches off the regulator on w hich the fault occurs. Operation can be restored by cycling the V_{CC} voltage or by toggling the EN pin.

If V_{OUT} drops below the under-voltage threshold, the regulator shuts dow n immediately.

Over-Current Sensing

If the circuit's current limit signal ("ILIM det" i[n Figure 12\)](#page-12-0) is HIGH at the beginning of a clock cycle, a pulse-skipping circuit is activated and HDRV is inhibited. The circuit continues to pulse skip in this manner for the next eight clock cycles. If at any time from the ninth to the sixteenth

clock cycle, the ILIM det is again reached, the overcurrent protection latch is set, disabling the regulator. If ILIM det does not occur betw een cycles nine and sixteen, normal operation is restored and the over-current circuit resets itself.

Over-Voltage / Under-Voltage Protection

Should the V_{SMS} voltage exceed 120% of V_{BFE} (0.9V) due to an upper MOSFET failure or for other reasons, the over-voltage protection comparator forces LDRV HIGH. This action actively pulls dow n the output voltage and, in the event of the upper MOSFET failure, eventually blow s the battery fuse. As soon as the output voltage drops below the threshold, the OVP comparator is disengaged.

This OVP scheme provides a "soft" crow bar function, w hich accommodates severe load transients and does not invert the output voltage w hen activated — a common problem for latched OVP schemes.

Similarly, if an output short-circuit or severe load transient causes the output to drop to less than 75% of the regulation set point, the regulator shuts dow n.

Over-Temperature Protection

The chip incorporates an over-temperature protection circuit that shuts the chip dow n if a die temperature of about 150°C is reached. Normal operation is restored at die temperature below 125°C w ith internal pow er-on reset asserted, resulting in a full soft-start cycle.

Design and Component Selection Guidelines

As an initial step, define operating input voltage range, output voltage, and minimum and maximum load currents for the controller.

Setting the Output Voltage

The internal reference voltage is 0.9V. The output is divided dow n by a voltage divider to the VSEN pin (for example, R5 and R6 in [Figure 5\)](#page-8-1). The output voltage therefore is:

$$
\frac{0.9V}{R6} = \frac{V_{out} - 0.9V}{R5}
$$
 (12)

To minimize noise pickup on this node, keep the resistor to GND (R6) below 2K; for example, R6 at 1.82KΩ. Then choose R5:

$$
R5 = \frac{(1.82K\Omega)(V_{\text{out}} - 0.9)}{0.9} = 3.24K
$$
 (13)

For DDR applications converting from 3.3V to 2.5V or other applications requiring high duty cycles, the duty cycle clamp must be disabled by tying the converter's FPWM to GND. When converter's FPWM is at GND, the converter's maximum duty cycle is greater than 90%. When using as a DDR converter w ith 3.3V input, set up the converter for in-phase synchronization by tying the VIN pin to +5V.

Output Inductor Selection

The minimum practical output inductor value keeps inductor current just on the boundary of continuous conduction at some minimum load. The industry standard practice is to choose the minimum current somew here from 15% to 35% of the nominal current. At light load, the controller can automatically sw itch to Hysteretic Mode of operation to sustain high efficiency. The follow ing equations help to choose the proper value of the output filter inductor:

$$
\Delta I = 2 \times 1_{\text{MIN}} = \frac{\Delta V}{\text{ESR}} \tag{14}
$$

w here ΔI is the inductor ripple current and ΔV_{OUT} is the maximum ripple allow ed:

$$
L = \frac{V_{IN} - V_{OUT}}{f_{SW} \times \Delta I} \times \frac{V_{OUT}}{V_{IN}}
$$
(15)

for this example, use:

$$
V_{IN} = 20, V_{OUT} = 2.5
$$

Al = 20% • 6A = 1.2A
 $f_{SW} = 300KHz$ (16)

therefore:

 $L \approx 6\mu H$ (17)

Output Capacitor Selection

The output capacitor serves two major functions in a sw itching pow er supply. Along w ith the inductor, it filters the sequence of pulses produced by the sw itcher and it supplies the load transient currents. The output capacitor requirements are usually dictated by ESR, inductor ripple current (Δ I), and the allow able ripple voltage (Δ V):

$$
ESR < \frac{\Delta V}{\Delta l}
$$
 (18)

In addition, the capacitor's ESR must be low enough to allow the converter to stay in regulation during a load step. The ripple voltage due to ESR for the converter in [Figure 6](#page-9-1) is 120mV_{PP}. Some additional ripple appears due to the capacitance value itself:

$$
\Delta V = \frac{\Delta I}{C_{OUT} \times 8 \times f_{SW}}
$$
 (19)

w hich is only about 1.5mV, for the converter in [Figure 6,](#page-9-1) and can be ignored.

The capacitor must also be rated to w ithstand the RMS current, w hich is approximately 0.3 X (ΔI) , or about 400mA for the converter in [Figure 6.](#page-9-1) High-frequency decoupling capacitors should be placed as close to the loads as physically possible.

Input Capacitor Selection

The input capacitor should be selected by its ripple current rating.

Two-Stage Converter Case

In DDR Mode (show n in [Figure 5\)](#page-8-1), the V_{TT} pow er input is pow ered by the V_{DDQ} output; therefore, all of the input capacitor ripple current is produced by the V_{DDQ} converter. A conservative estimate of the output current required for the 2.5V regulator is:

$$
I_{\text{REGI}} = I_{\text{VDDQ}} + \frac{I_{\text{VTT}}}{2} \tag{20}
$$

As an example, if the average I_{VDDQ} is 3A and average I_{VTT} is 1A, I_{VDDO} current is about 3.5A. If average input voltage is 16V, RMS input ripple current is:

$$
I_{\text{RMS}} = I_{\text{OUT}(MAX)} \sqrt{D - D}^2 \tag{21}
$$

w here D is the duty cycle of the PWM1 converter:

$$
D < \frac{V_{\text{OUT}}}{V_{\text{IN}}} = \frac{2.5}{16}
$$
 (22)

therefore:

$$
I_{RMS} = 3.5 \sqrt{\frac{2.5}{16} - \left(\frac{2.5}{16}\right)^2} = 1.49 A
$$
 (23)

Dual Converter 180° Phased

In dual mode (show n in [Figure 6\)](#page-9-1), both converters contribute to the capacitor input ripple current. With each converter operating 180° out of phase, the RMS currents add in the follow ing fashion:

$$
I_{RMS} = \sqrt{I_{RMS(1)}}^2 + I_{RMS(2)}^2 \text{ or } (24)
$$

$$
I_{RMS} = \sqrt{(l_1)^2 (D_1 - D_1^2) + (l_2)^2 (D_2 - D_2^2)}
$$
 (25)

w hich, for the dual 3A converters show n in [Figure 6,](#page-9-1) calculates to:

$$
I_{RMS} = 1.4A \tag{26}
$$

Power MOSFET Selection

Losses in a MOSFET are the sum of its switching (P_{SW}) and conduction (P_{COND}) losses.

In typical applications, the FAN5236 converter's output voltage is low w ith respect to its input voltage. Therefore, the low er MOSFET (Q2) is conducting the full load current for most of the cycle. Q2 should therefore be selected to minimize conduction losses, thereby selecting a MOSFET w ith low $R_{DS(ON)}$.

In contrast, the high-side MOSFET $(Q1)$ has a shorter duty cycle and it's conduction loss has less impact. Q1, how ever, sees most of the sw itching losses, so Q1's primary selection criteria should be gate charge.

High-Side Losses

[Figure 17](#page-16-0) show s a MOSFET's sw itching interval, w ith the upper graph being the voltage and current on the drain-tosource and the low er graph detailing V_{GS} vs. time with a constant current charging the gate. The X-axis, therefore, is also representative of gate charge (Q_G) . $C_{ISS} = C_{GD} +$ C_{GS} and it controls t1, t2, and t4 timing. C_{GD} receives the current from the gate driver during t3 (as V_{DS} is falling). The gate charge (Q_G) parameters on the low er graph are either specified or can be derived from MOSFET datasheets.

Assuming sw itching losses are about the same for both the rising edge and falling edge, Q1's sw itching losses occur during the shaded time w hen the MOSFET has voltage across it and current through it.

These losses are given by:

$$
P_{UPPER} = P_{SW} + P_{COND} \tag{27}
$$

$$
P_{sw} = \left(\frac{V_{DS} \times I_L}{2} \times 2 \times t_s\right) f_{sw}
$$
 (28)

$$
P_{\text{COND}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times I_{\text{OUT}}^2 \times R_{\text{DS(ON)}}
$$
(29)

P_{UPPER} is the upper MOSFET's total losses and PSW and P_{COMP} are the switching and conduction losses for a given MOSFET. $R_{DS/OM}$ is at the maximum junction temperature (T_{J}) . ts is the switching period (rise or fall time), show n as t2+t3 in [Figure 17.](#page-16-0)

Figure 18. Drive Equivalent Circuit

The driver's impedance and C_{ISS} determine t2, w hile t3's period is controlled by the driver's impedance and Q_{GD} . Since most of t_S occurs w hen $V_{GS} = V_{SP}$, use a constant current assumption for the driver to simplify the calculation of t_s :

$$
t_{s} = \frac{Q_{\text{G(SW)}}}{I_{\text{DRIVER}}} = \frac{Q_{\text{G(SW)}}}{\left(\frac{V_{\text{CC}} - V_{\text{SP}}}{P_{\text{DRIVER}} + P_{\text{GATE}}}\right)}
$$
(30)

Most MOSFET vendors specify Q_{GD} and Q_{GS} . $Q_{G(SW)}$ can be determined as:

$$
Q_{G(SW)} = Q_{GD} + Q_{GS} - Q_{TH}
$$
\n
$$
(31)
$$

w here Q_{TH} is the gate charge required to get the MOSFET to its threshold (V_{TH}) .

For the high-side MOSFET, $V_{DS} = V_{IN}$, w hich can be as high as 20V in a typical portable application. Care should be taken to include the delivery of the MOSFET's gate pow er (PGATE) in calculating the pow er dissipation required for the FAN5236:

$$
P_{GATE} = Q_{G} \times V_{CC} \times f_{SW}
$$
 (32)

w here Q_G is the total gate charge to reach V_{CC} .

Low-Side Losses

Q2, how ever, sw itches on or off w ith its parallel Schottky diode conducting; therefore $V_{DS} \approx 0.5V$. Since P_{SW} is proportional to V_{DS} , Q2's sw itching losses are negligible and Q2 is selected based on $R_{DS(ON)}$ only.

Conduction losses for Q2 are given by:

$$
P_{\text{conv}} = (1 - D) \times I_{\text{out}}^2 \times R_{\text{DS}(\text{ON})}
$$
\n(33)

w here $R_{DS(ON)}$ is the $R_{DS(ON)}$ of the MOSFET at the highest operating junction temperature, and:

$$
D = \frac{V_{OUT}}{V_{_{IN}}}
$$
 (34)

is the minimum duty cycle for the converter.

Since D_{MN} < 20% for portable computers, (1-D) \approx 1 produces a conservative result, further simplifying the calculation.

The maximum pow er dissipation ($P_{D(MAX)}$) is a function of the maximum allow able die temperature of the low -side MOSFET, the Θ_{JA} , and the maximum allow able ambient temperature rise:

$$
P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\Theta_{JA}} \tag{35}
$$

 Θ_{JA} depends primarily on the amount of PCB area that can be devoted to heat sinking *(see ON Semiconductor Application Note AN-1029 — Maximum Power Enhancement Techniques for SO-8 Power MOSFETs)*.

Layout Considerations

Sw itching converters, even during normal operation, produce short pulses of current that could cause substantial ringing and be a source of EMI if layout constraints are not observed.

There are two sets of critical components in a DC-DC converter. The sw itching pow er components process large amounts of energy at high rates and are noise generators. The low -pow er components responsible for bias and feedback functions are sensitive to noise.

A multi-layer printed circuit board is recommended. Dedicate one solid layer for a ground plane. Dedicate another solid layer as a pow er plane and break this plane into smaller islands of common voltage levels.

Notice all the nodes that are subjected to high-dV/dt voltage sw ing; such as SW, HDRV, and LDRV. All surrounding circuitry tends to couple the signals from these nodes through stray capacitance. Do not oversize copper traces connected to these nodes. Do not place traces connected to the feedback components adjacent to these traces. It is not recommended to use high-density interconnect systems, or micro-vias, on these signals. The use of blind or buried vias should be limited to the low -current signals only. The use of normal thermal vias is at the discretion of the designer.

Keep the w iring traces from the IC to the MOSFET gate and source as short as possible and capable of handling peak currents of 2A. Minimize the area w ithin the gatesource path to reduce stray inductance and eliminate parasitic ringing at the gate.

Locate small critical components, like the soft-start capacitor and current sense resistors, as close as possible to the respective pins of the IC.

The FAN5236 utilizes advanced packaging technology w ith lead pitch of 0.6mm. High-performance analog semiconductors utilizing narrow lead spacing may require special considerations in design and manufacturing. It is critical to maintain proper cleanliness of the area surrounding these devices.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A
listing of ON Semiconductor's product/patent coverage particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of anyproduct or circuit, and specifically disclaims any and all
Iiability, including without limitation special, con products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by
ON Semiconductor. "Typical" parameters which may be provided actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for
use as a critical component in life support systems or damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal
Opportunity/Affirmative Action Employer. This literature is sub

PUBLICATION ORDERING INFORMATION

