

# MC14024B

## 7-Stage Ripple Counter

The MC14024B is a 7-stage ripple counter with short propagation delays and high maximum clock rates. The Reset input has standard noise immunity, however the Clock input has increased noise immunity due to Hysteresis. The output of each counter stage is buffered.

### Features

- Diode Protection on All Inputs
- Output Transitions Occur on the Falling Edge of the Clock Pulse
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4024B
- These Devices are Pb-Free and are RoHS Compliant

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

| Symbol                             | Parameter   | Value                         | Unit |
|------------------------------------|---|-------------------------------|------|
| V <sub>DD</sub>                    | DC Supply Voltage Range                           | -0.5 to +18.0                 | V    |
| V <sub>in</sub> , V <sub>out</sub> | Input or Output Voltage Range (DC or Transient)   | -0.5 to V <sub>DD</sub> + 0.5 | V    |
| I <sub>in</sub> , I <sub>out</sub> | Input or Output Current (DC or Transient) per Pin | ±10                           | mA   |
| P <sub>D</sub>                     | Power Dissipation, per Package (Note 1)           | 500                           | mW   |
| T <sub>A</sub>                     | Ambient Temperature Range                         | -55 to +125                   | °C   |
| T <sub>stg</sub>                   | Storage Temperature Range                         | -65 to +150                   | °C   |
| T <sub>L</sub>                     | Lead Temperature (8-Second Soldering)             | 260                           | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### 1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.




ON Semiconductor®

<http://onsemi.com>


### MARKING DIAGRAMS



PDIP-14  
P SUFFIX  
CASE 646



SOIC-14  
D SUFFIX  
CASE 751A



SOEIAJ-14  
F SUFFIX  
CASE 965

A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week  
G = Pb-Free Package

### ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

MC14024B

## TRUTH TABLE


| Clock | Reset | State             |
|-------|-------|-------------------|
| 0     | 0     | No Change         |
| 0     | 1     | All Outputs Low   |
| 1     | 0     | No Change         |
| 1     | 1     | All Outputs Low   |
| /     | 0     | No Change         |
| /     | 1     | All Outputs Low   |
| \     | 0     | Advance One Count |
| \     | 1     | All Outputs Low   |

## PIN ASSIGNMENT



V<sub>DD</sub> = PIN 14  
V<sub>SS</sub> = PIN 7  
NC = NO CONNECTION

## **LOGIC DIAGRAM**



Q3 = PIN 9  
Q4 = PIN 6  
Q5 = PIN 5

## **ORDERING INFORMATION**

| <b>Device</b> | <b>Package</b>         | <b>Shipping<sup>†</sup></b> |
|---------------|------------------------|-----------------------------|
| MC14024BCPG   | PDIP-14<br>(Pb-Free)   | 500 Units / Rail            |
| MC14024BDG    | SOIC-14<br>(Pb-Free)   | 55 Units / Rail             |
| MC14024BDR2G  | SOIC-14<br>(Pb-Free)   | 2500 / Tape & Reel          |
| MC14024BFELG  | SOEIAJ-14<br>(Pb-Free) | 2000 / Tape & Reel          |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MC14024B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

| Characteristic  | Symbol          | V <sub>DD</sub><br>Vdc | - 55°C |       | 25°C  |  |       | 125°C |       | Unit |
|---|-----------------|------------------------|--------|-------|-------|--|-------|-------|-------|------|
|   |                 |                        | Min    | Max   | Min   | Typ<br>(Note 2)                                    | Max   | Min   | Max   |      |
| Output Voltage<br>V <sub>in</sub> = V <sub>DD</sub> or 0  | V <sub>OL</sub> | 5.0                    | –      | 0.05  | –     | 0  | 0.05  | –     | 0.05  | Vdc  |
|   |                 | 10                     | –      | 0.05  | –     | 0  | 0.05  | –     | 0.05  | Vdc  |
|   |                 | 15                     | –      | 0.05  | –     | 0  | 0.05  | –     | 0.05  | Vdc  |
|   | V <sub>OH</sub> | 5.0                    | 4.95   | –     | 4.95  | 5.0  | –     | 4.95  | –     | Vdc  |
|   |                 | 10                     | 9.95   | –     | 9.95  | 10   | –     | 9.95  | –     | Vdc  |
|   |                 | 15                     | 14.95  | –     | 14.95 | 15   | –     | 14.95 | –     | Vdc  |
| Input Voltage<br>(V <sub>O</sub> = 4.5 or 0.5 Vdc)<br>(V <sub>O</sub> = 9.0 or 1.0 Vdc)<br>(V <sub>O</sub> = 13.5 or 1.5 Vdc)                       | V <sub>IL</sub> | 5.0                    | –      | 1.5   | –     | 2.25   | 1.5   | –     | 1.5   | Vdc  |
|   |                 | 10                     | –      | 3.0   | –     | 4.50   | 3.0   | –     | 3.0   | Vdc  |
|   |                 | 15                     | –      | 4.0   | –     | 6.75   | 4.0   | –     | 4.0   | Vdc  |
|   | V <sub>IH</sub> | 5.0                    | 3.5    | –     | 3.5   | 2.75   | –     | 3.5   | –     | Vdc  |
|   |                 | 10                     | 7.0    | –     | 7.0   | 5.50   | –     | 7.0   | –     | Vdc  |
|   |                 | 15                     | 11     | –     | 11    | 8.25   | –     | 11    | –     | Vdc  |
| Output Drive Current<br>(V <sub>OH</sub> = 2.5 Vdc)<br>(V <sub>OH</sub> = 4.6 Vdc)<br>(V <sub>OH</sub> = 9.5 Vdc)<br>(V <sub>OH</sub> = 13.5 Vdc)   | Source          | I <sub>OH</sub>        | 5.0    | -3.0  | –     | -2.4   | -4.2  | –     | -1.7  | mAdc |
|   |                 |                        | 5.0    | -0.64 | –     | -0.51  | -0.88 | –     | -0.36 | mAdc |
|   |                 |                        | 10     | -1.6  | –     | -1.3   | -2.25 | –     | -0.9  | mAdc |
|   |                 |                        | 15     | -4.2  | –     | -3.4   | -8.8  | –     | -2.4  | mAdc |
|   | Sink            | I <sub>OL</sub>        | 5.0    | 0.64  | –     | 0.51   | 0.88  | –     | 0.36  | mAdc |
|   |                 |                        | 10     | 1.6   | –     | 1.3  | 2.25  | –     | 0.9   | mAdc |
|   |                 |                        | 15     | 4.2   | –     | 3.4  | 8.8   | –     | 2.4   | mAdc |
| Input Current   | I <sub>in</sub> | 15                     | –      | ±0.1  | –     | ±0.00001   | ±0.1  | –     | ±1.0  | µAdc |
| Input Capacitance<br>(V <sub>in</sub> = 0)  | C <sub>in</sub> | –                      | –      | –     | –     | 5.0  | 7.5   | –     | –     | pF   |
| Quiescent Current<br>(Per Package)  | I <sub>DD</sub> | 5.0                    | –      | 5.0   | –     | 0.005  | 5.0   | –     | 150   | µAdc |
| Total Supply Current (Notes 3 & 4)<br>(Dynamic plus Quiescent,<br>Per Package)<br>(C <sub>L</sub> = 50 pF on all outputs, all<br>buffers switching) | I <sub>T</sub>  | 10                     | –      | 10    | –     | 0.010  | 10    | –     | 300   | µAdc |
|   |                 | 15                     | –      | 20    | –     | 0.015  | 20    | –     | 600   | µAdc |
|   |                 | 5.0                    | –      | –     | –     | I <sub>T</sub> = (0.31 µA/kHz) f + I <sub>DD</sub> | –     | –     | –     | µAdc |
|   |                 | 10                     | –      | –     | –     | I <sub>T</sub> = (0.60 µA/kHz) f + I <sub>DD</sub> | –     | –     | –     | µAdc |
|   |                 | 15                     | –      | –     | –     | I <sub>T</sub> = (1.89 µA/kHz) f + I <sub>DD</sub> | –     | –     | –     | µAdc |

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3. The formulas given are for the typical characteristics only at 25°C.

4. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I<sub>T</sub> is in µA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.

# MC14024B


## SWITCHING CHARACTERISTICS (Note 5) ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

| Characteristic  | Symbol             | $V_{DD}$  | Min                                       | Typ<br>(Note 6)  | Max  | Unit                     |
|---|--------------------|---|---|--|--|--------------------------|
| Output Rise and Fall Time<br>$t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$<br>$t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$<br>$t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$  | $t_{TLH}, t_{THL}$ | 5.0<br>10<br>15                                       | —<br>—<br>—                               | 100<br>50<br>40  | 200<br>100<br>80   | ns                       |
| Propagation Delay Time<br>Clock to Q1<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 295 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 117 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 85 \text{ ns}$<br>Clock to Q7<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 915 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 367 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 275 \text{ ns}$<br>Reset to $Q_n$<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 415 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 217 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 155 \text{ ns}$ | $t_{PLH}, t_{PHL}$ | 5.0<br>10<br>15<br>5.0<br>10<br>15<br>5.0<br>10<br>15 | —<br>—<br>—<br>—<br>—<br>—<br>—<br>—<br>— | 380<br>150<br>110<br>1000<br>400<br>300<br>500<br>250<br>180 | 600<br>230<br>175<br>2000<br>750<br>565<br>800<br>400<br>300 | ns                       |
| Clock Pulse Width   | $t_{WH}$           | 5.0<br>10<br>15                                       | 500<br>165<br>125                         | 200<br>60<br>40  | —<br>—<br>—  | ns                       |
| Reset Pulse Width   | $t_{WH}$           | 5.0<br>10<br>15                                       | 600<br>350<br>260                         | 375<br>200<br>150  | —<br>—<br>—  | ns                       |
| Reset Removal Time  | $t_{rem}$          | 5.0<br>10<br>15                                       | 625<br>190<br>145                         | 250<br>75<br>50  | —<br>—<br>—  | ns                       |
| Clock Input Rise and Fall Time  | $t_{TLH}, t_{THL}$ | 5.0<br>10<br>15                                       | —<br>—<br>—                               | —<br>—<br>—  | 1.0<br>8.0<br>200  | s<br>ms<br>$\mu\text{s}$ |
| Input Pulse Frequency   | $f_{cl}$           | 5.0<br>10<br>15                                       | —<br>—<br>—                               | 2.5<br>8.0<br>12   | 1.0<br>3.0<br>4.0  | MHz                      |


5. The formulas given are for the typical characteristics only at  $25^\circ\text{C}$ .

6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


# MC14024B



**Figure 1. Typical Output Source  
Characteristics Test Circuit**



**Figure 2. Typical Output Sink  
Characteristics Test Circuit**



**Figure 3. Power Dissipation Test Circuit**

## MC14024B





Figure 4. Functional Waveforms

# MC14024B

## PACKAGE DIMENSIONS

**PDIP-14**  
CASE 646-06  
ISSUE P



### NOTES:




1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

| DIM | INCHES    |            | MILLIMETERS |            |
|-----|-----------|------------|-------------|------------|
|     | MIN       | MAX        | MIN         | MAX        |
| A   | 0.715     | 0.770      | 18.16       | 19.56      |
| B   | 0.240     | 0.260      | 6.10        | 6.60       |
| C   | 0.145     | 0.185      | 3.69        | 4.69       |
| D   | 0.015     | 0.021      | 0.38        | 0.53       |
| F   | 0.040     | 0.070      | 1.02        | 1.78       |
| G   | 0.100 BSC |            | 2.54 BSC    |            |
| H   | 0.052     | 0.095      | 1.32        | 2.41       |
| J   | 0.008     | 0.015      | 0.20        | 0.38       |
| K   | 0.115     | 0.135      | 2.92        | 3.43       |
| L   | 0.290     | 0.310      | 7.37        | 7.87       |
| M   | ---       | $10^\circ$ | ---         | $10^\circ$ |
| N   | 0.015     | 0.039      | 0.38        | 1.01       |

# MC14024B

## PACKAGE DIMENSIONS


### SOIC-14 NB CASE 751A-03 ISSUE K



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
  5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 1.35        | 1.75 | 0.054     | 0.068 |
| A1  | 0.10        | 0.25 | 0.004     | 0.010 |
| A3  | 0.19        | 0.25 | 0.008     | 0.010 |
| b   | 0.35        | 0.49 | 0.014     | 0.019 |
| D   | 8.55        | 8.75 | 0.337     | 0.344 |
| E   | 3.80        | 4.00 | 0.150     | 0.157 |
| e   | 1.27 BSC    |      | 0.050 BSC |       |
| H   | 5.80        | 6.20 | 0.228     | 0.244 |
| h   | 0.25        | 0.50 | 0.010     | 0.019 |
| L   | 0.40        | 1.25 | 0.016     | 0.049 |
| M   | 0 °         | 7 °  | 0 °       | 7 °   |

### SOLDERING FOOTPRINT\*




DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

**SOEIAJ-14**  
CASE 965-01  
ISSUE B



## NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

| DIM            | MILLIMETERS |       | INCHES    |       |
|----------------|-------------|-------|-----------|-------|
|                | MIN         | MAX   | MIN       | MAX   |
| A              | ---         | 2.05  | ---       | 0.081 |
| A <sub>1</sub> | 0.05        | 0.20  | 0.002     | 0.008 |
| b              | 0.35        | 0.50  | 0.014     | 0.020 |
| c              | 0.10        | 0.20  | 0.004     | 0.008 |
| D              | 9.90        | 10.50 | 0.390     | 0.413 |
| E              | 5.10        | 5.45  | 0.201     | 0.215 |
| e              | 1.27 BSC    |       | 0.050 BSC |       |
| H <sub>E</sub> | 7.40        | 8.20  | 0.291     | 0.323 |
| L              | 0.50        | 0.85  | 0.020     | 0.033 |
| L <sub>E</sub> | 1.10        | 1.50  | 0.043     | 0.059 |
| M              | 0 °         | 10 °  | 0 °       | 10 °  |
| Q <sub>1</sub> | 0.70        | 0.90  | 0.028     | 0.035 |
| Z              | ---         | 1.42  | ---       | 0.056 |

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

N. American Technical Support: 800-282-9855 Toll Free  
USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local  
Sales Representative