

AUTOMOTIVE GRADE

AUIRLR3636

HEXFET® Power MOSFET

Features

- Advanced Process Technology
- Ultra Low On-Resistance
- Logic Level Gate Drive
- 175°C Operating Temperature
- Fast Switching


Description

Repetitive Avalanche Allowed up to Timax


Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional

features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide

- · Lead-Free, RoHS Compliant
- Automotive Qualified *



| V _{DSS} | | 60V |
|---------------------|--------|-------|
| R _{DS(on)} | typ. | 5.4mΩ |
| | max. | 6.8mΩ |
| D (Silicon Lin | nited) | 99A① |
| D (Package Limited) | | 50A |



| G | D | S |
|------|-------|--------|
| Gate | Drain | Source |

| Boss nort number | Dookogo Typo | Standard Pack | | Orderable Part Number |
|------------------|--------------|--------------------|----------|-----------------------|
| Base part number | Package Type | Form | Quantity | Orderable Part Number |
| ALUDI Dagag | D. Dok | Tube | 75 | AUIRLR3636 |
| AUIRLR3636 | D-Pak | Tape and Reel Left | 3000 | AUIRLR3636TRL |

Absolute Maximum Ratings

variety of other applications.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

| Symbol | Parameter | Max. | Units |
|---|---|---------------------------|-------|
| I _D @ T _C = 25°C | Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) | 99① | |
| I _D @ T _C = 100°C | Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) | 70① | ۸ |
| $I_D @ T_C = 25^{\circ}C$ | Continuous Drain Current, V _{GS} @ 10V (Package Limited) | 50 | Α |
| I _{DM} | Pulsed Drain Current ② | 396 | |
| P _D @T _C = 25°C | Maximum Power Dissipation | 143 | W |
| | Linear Derating Factor | 0.95 | W/°C |
| V_{GS} | Gate-to-Source Voltage | ± 16 | V |
| E _{AS} | Single Pulse Avalanche Energy (Thermally Limited) ③ | 170 | mJ |
| I _{AR} | Avalanche Current ② | See Fig. 14, 15, 22a, 22b | Α |
| E _{AR} | Repetitive Avalanche Energy ② | | mJ |
| dv/dt | Peak Diode Recovery @ | 22 | V/ns |
| T_J | Operating Junction and | -55 to + 175 | |
| T _{STG} | Storage Temperature Range | | °C |
| | Soldering Temperature, for 10 seconds (1.6mm from case) | 300 | |

Thermal Resistance

| Symbol | Symbol Parameter | | Max. | Units |
|-----------------|------------------------------------|--|------|-------|
| $R_{\theta JC}$ | Junction-to-Case | | 1.05 | |
| $R_{\theta JA}$ | Junction-to-Ambient (PCB Mount) ® | | 50 | °C/W |
| $R_{	heta JA}$ | Junction-to-Ambient ® | | 110 | |

HEXFET® is a registered trademark of Infineon.

2015-11-4

^{*}Qualification standards can be found at www.infineon.com



Static @ T_J = 25°C (unless otherwise specified)

| | Parameter | Min. | Тур. | Max. | Units | Conditions |
|-----------------------------------|--------------------------------------|------|------|------|-------|---|
| $V_{(BR)DSS}$ | Drain-to-Source Breakdown Voltage | 60 | | | V | $V_{GS} = 0V, I_D = 250\mu A$ |
| $\Delta V_{(BR)DSS}/\Delta T_{J}$ | Breakdown Voltage Temp. Coefficient | | 0.07 | | V/°C | Reference to 25°C, I _D = 5mA ② |
| D | Static Drain to Course On Besistance | | 5.4 | 6.8 | 0 | V _{GS} = 10V, I _D = 50A ⑤ |
| $R_{DS(on)}$ | Static Drain-to-Source On-Resistance | | 6.6 | 8.3 | mΩ | $V_{GS} = 4.5V, I_D = 50A$ © |
| $V_{GS(th)}$ | Gate Threshold Voltage | 1.0 | | 2.5 | V | $V_{DS} = V_{GS}, I_{D} = 100 \mu A$ |
| gfs | Forward Trans conductance | 31 | | | S | $V_{DS} = 25V, I_{D} = 50A$ |
| R _{G(Int)} | Internal Gate Resistance | | 0.6 | | Ω | |
| 1 | Drain to Source Leakage Current | | | 20 | μA | $V_{DS} = 60V, V_{GS} = 0V$ |
| I _{DSS} | Drain-to-Source Leakage Current | | | 250 | μΑ | $V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$ |
| 1 | Gate-to-Source Forward Leakage | | | 100 | nA | V _{GS} = 16V |
| I _{GSS} | Gate-to-Source Reverse Leakage | | | -100 | ПΑ | $V_{GS} = -16V$ |

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

| Q_g | Total Gate Charge | 33 | 49 | | I _D = 50A |
|----------------------------|---|----------|----|-----|---|
| Q_{gs} | Gate-to-Source Charge | 11 | | nC | V _{DS} = 30V |
| Q_{gd} | Gate-to-Drain Charge | 15 | | 110 | V _{GS} = 4.5V ^⑤ |
| Q _{sync} | Total Gate Charge Sync. (Q _g - Q _{gd}) | 18 | | | |
| $t_{d(on)}$ | Turn-On Delay Time | 45 | | | $V_{DD} = 39V$ |
| t _r | Rise Time | 216 | | no | $I_D = 50A$ |
| $t_{d(off)}$ | Turn-Off Delay Time | 43 | | ns | $R_G = 7.5\Omega$ |
| t _f | Fall Time | 69 | | | V _{GS} = 4.5V ^⑤ |
| C _{iss} | Input Capacitance | 3779 | | | V _{GS} = 0V |
| Coss | Output Capacitance | 332 | | | $V_{DS} = 50V$ |
| C_{rss} | Reverse Transfer Capacitance | 163 | | рF | f = 1.0 MHz |
| C _{oss eff.} (ER) | Effective Output Capacitance (Energy Related) | 437 | | | V_{GS} = 0V, V_{DS} = 0V to 48V \oslash |
| Coss eff. (TR) | Effective Output Capacitance (Time Related) | 636 | | | $V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V $ |

Diode Characteristics

| | Parameter | Min. | Тур. | Max. | Units | Conditions |
|-----------------|--|-----------|--|------|-------|---|
| I _S | Continuous Source Current (Body Diode) | | | 99① | | MOSFET symbol showing the |
| I _{SM} | Pulsed Source Current (Body Diode) ① | | | 396 | | integral reverse p-n junction diode. |
| V_{SD} | Diode Forward Voltage | | | 1.3 | ٧ | $T_J = 25^{\circ}C, I_S = 50A, V_{GS} = 0V$ § |
| t _{rr} | Reverse Recovery Time | | 27 | | 20 | T _J = 25°C |
| | | | 32 | | ns | $T_J = 125^{\circ}C$ $V_R = 51V$, |
| Q_{rr} | Reverse Recovery Charge | | 31 | | nC | $T_{J} = 25^{\circ}C$ $I_{F} = 50A$ |
| | | | 43 | | IIC | $T_J = 125^{\circ}C$ di/dt = 100A/µs © |
| | | | 2.1 | | Α | T _J = 25°C |
| t_{on} | Forward Turn-On Time | Intrinsio | Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D) | | | |

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 50A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- 3 Limited by T_{Jmax} , starting $T_J = 25$ °C, L = 0.136mH, $R_G = 25\Omega$, $I_{AS} = 50$ A, $V_{GS} = 10$ V. Part not recommended for use above this value.
- ⑤ Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.
- © Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
- \odot C_{oss eff}. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- \mathfrak{P}_{θ} is measured at T_J approximately 90°C.






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig. 2 Typical Output Characteristics




Fig. 4 Normalized On-Resistance vs. Temperature





Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage








Fig. 7 Typical Source-to-Drain Diode Forward Voltage




Fig. 9 Maximum Drain Current vs. Case Temperature




Fig 10. Drain-to-Source Breakdown Voltage 800 E_{AS} , Single Pulse Avalanche Energy (mJ) P 700 TOP 5.69A 10.64A 600 BOTTOM 50A 500 400 300 200 100 0 25 50 75 100 125 150 175 Starting T_J , Junction Temperature (°C)

Fig. 11 Typical Coss Stored Energy

Fig 12. Maximum Avalanche Energy vs. Drain Current








Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current Vs. Pulse width




Fig 15. Maximum Avalanche Energy Vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption:
 Purely a thermal phenomenon and failure occurs at a temperature far in
- excess of T_{jmax}. This is validated for every part type.

 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. lav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 13, 14).

tav = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \Delta \text{T} / \text{Z}_{thJC} \\ I_{av} &= 2\Delta \text{T} / \text{ [} 1.3 \cdot \text{BV} \cdot \text{Z}_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$






Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt

2015-11-4






Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform




D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- 1 LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.— SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- Limited Dimension D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- ♠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

| S Y M | | DIMEN | SIONS | | Ŋ |
|-------------|--------|----------|-------|------|------------------|
| B | MILLIM | ETERS | INC | HES | O T E S |
| L | MIN. | MAX. | MIN. | MAX. | S |
| Α | 2.18 | 2.39 | .086 | .094 | |
| A1 | - | 0.13 | - | .005 | |
| b | 0.64 | 0.89 | .025 | .035 | |
| ь1 | 0.65 | 0.79 | .025 | .031 | 7 |
| b2 | 0.76 | 1.14 | .030 | .045 | |
| b3 | 4.95 | 5.46 | .195 | .215 | 4 |
| С | 0.46 | 0.61 | .018 | .024 | |
| c1 | 0.41 | 0.56 | .016 | .022 | 7 |
| c2 | 0.46 | 0.89 | .018 | .035 | |
| D | 5.97 | 6.22 | .235 | .245 | 6 |
| D1 | 5.21 | - | .205 | - | 4 |
| Ε | 6.35 | 6.73 | .250 | .265 | 6 |
| E1 | 4.32 | - | .170 | _ | 4 |
| е | 2.29 | 2.29 BSC | | BSC | |
| Н | 9.40 | 10.41 | .370 | .410 | |
| L | 1.40 | 1.78 | .055 | .070 | |
| L1 | 2.74 | BSC | .108 | REF. | |
| L2 | 0.51 | BSC | .020 | BSC | |
| L3 | 0.89 | 1.27 | .035 | .050 | 4 |
| L4 | - | 1.02 | - | .040 | |
| L5 | 1.14 | 1.52 | .045 | .060 | 3 |
| ø | 0, | 10° | 0, | 10° | |
| ø1 | 0, | 15* | 0. | 15* | |
| ø2 | 25° | 35° | 25* | 35* | |

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN

IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER 4.- COLLECTOR


D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

| | | | Automotive | | | | |
|----------------------|----------------------|---|----------------------------------|--|--|--|--|
| | | (per AEC-Q101) | | | | | |
| | | Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level. | | | | | |
| Moisture | Sensitivity Level | D-Pak | MSL1 | | | | |
| | | | Class M4 (+/- 600V) [†] | | | | |
| | Machine Model | AEC-Q101-002 | | | | | |
| FOD | Lluman Dady Madal | Class H1C (+/- 2000V) [†] | | | | | |
| ESD | Human Body Model | AEC-Q101-001 | | | | | |
| | Charged Davies Madel | Class C5 (+/- 2000V) [†] | | | | | |
| Charged Device Model | | AEC-Q101-005 | | | | | |
| RoHS Compliant | | Yes | | | | | |

[†] Highest passing voltage.

Revision History

| Date | Comments | | | | | |
|-----------|---|--|--|--|--|--|
| 3/18/2014 | Added "Logic Level Gate Drive" bullet in the features section on page 1 | | | | | |
| 3/10/2014 | Updated data sheet with new IR corporate template | | | | | |
| 4/0/2014 | Updated package outline on page 8. | | | | | |
| 4/9/2014 | Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 6. | | | | | |
| 44/4/0045 | Updated datasheet with corporate template | | | | | |
| 11/4/2015 | Corrected ordering table on page 1. | | | | | |

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.