STL13N60DM2



N-channel 600 V, 0.350 Ω typ., 8 A MDmesh™ DM2 Power MOSFET in a PowerFLAT™ 5x6 HV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STL13N60DM2	600 V	0.370 Ω	8 A

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STL13N60DM2	13N60DM2	PowerFLAT™ 5x6 HV	Tape and reel

STL13N60DM2 Contents

Contents

1	Electric	eal ratings	3
2	Electric	eal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	PowerFLAT™ 5x6 HV package information	10
	4.2	Packing information	12
5	Revisio	n history	14

STL13N60DM2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 25	V
I_{D}	Drain current (continuous) at T _C = 25 °C	8(1)	Α
ID	Drain current (continuous) at T _C = 100 °C	5	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	32	Α
P _{TOT}	Total dissipation at T _C = 25 °C	52	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	40	V/ns
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	- 55 to 150	
Tj	Operating junction temperature range	150	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	2.40	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb max ⁽¹⁾	59	°C/W

Notes:

Table 4: Avalanche characteristics

Symbol	ymbol Parameter		Unit
lar	Avalanche current, repetetive or not repetetive (pulse width limited by $T_{\text{jmax}})$	2.5	Α
E _{AS}	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR} , V_{DD} = 50 V)	340	mJ

⁽¹⁾The value is limited by package.

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}I_{SD} \leq 8$ A, di/dt ≤ 400 A/ μ s; VDS peak < V(BR)DSS, VDD = 400 V

 $^{^{(4)}}V_{DS} \le 480 \text{ V}$

 $^{^{(1)}}$ When mounted on 1 inch 2 FR-4, 2 Oz copper board

2 Electrical characteristics

(T_C= 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			٧
	I _{DSS} Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1.5	μΑ
IDSS		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 {}^{\circ}\text{C}^{(1)}$			100	μΑ
lgss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 4 A		0.350	0.370	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	730	1	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	38	1	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.9	-	pF
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0 \text{ V to } 480 \text{ V}, V_{GS} = 0 \text{ V}$	-	70	ı	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	5.1	1	Ω
Q_g	Total gate charge	V _{DD} = 480 V, I _D = 11 A, V _{GS} = 10 V (see <i>Figure 15:</i> "Test circuit for gate charge	-	19	1	nC
Qgs	Gate-source charge		-	4.4	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	9.9	-	nC

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 5.5 \text{ A}$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V} \text{ (see}$ Figure 14: "Test circuit for resistive load switching times"	-	12.3	-	ns
t _r	Rise time		-	4.8	-	ns
t _{d(off)}	Turn-off-delay time		-	42.5	-	ns
tf	Fall time	and Figure 19: "Switching time waveform")	1	10.6	1	ns



 $^{^{(1)}}$ Defined by design, not subject to production test.

 $^{^{(1)}}C_{oss~eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		32	Α
V _{SD} (2)	Forward on voltage	$V_{GS} = 0 V$, $I_{SD} = 8 A$	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 11 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s},$	-	90		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load	-	252		nC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	5.6		Α
t _{rr}	Reverse recovery time	$I_{SD} = 11 \text{ A}, di/dt = 100 \text{ A/}\mu\text{s},$	-	170		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	667		ns
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	8.6		Α

Notes:

Table 9: Gate-source Zener diode

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ī	$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

⁽¹⁾Pulse width is limited by safe operating area

 $^{^{(2)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area (A) Operation in this area is limited by R_{DS(on)} GIPG290420161206SOA 10¹ t_p=10 μs t_p=100 μs 100 t₀=1 ms T_i≤150 °C Ť_°= 25°C single pulse t_o=10 ms 10⁻¹ 10-1 10⁰ 10¹ 10² $\overline{V}_{DS}(V)$

Figure 3: Thermal impedance

K $\delta=0.5$ 0.2
10⁻¹
0.1
0.05
0.02
0.01

Z_{th} = k R_{thJ-c} $\delta= t_p/\tau$ 10⁻³
10⁻⁶
10⁻⁵
10⁻⁴
10⁻³
10⁻⁶
10⁻⁵
10⁻⁴
10⁻³
10⁻¹

Figure 4: Output characteristics

ID GIPG070420161613OCH

(A)

25

V_{GS}= 8, 9, 10 V

15

10

V_{GS}= 6 V

5

0


4


8

12

16

V_{DS}(V)











Figure 8: Capacitance variations GIPG070420161612CVR (pF) 10^{3} C_{ISS} 10² Coss 10¹ f = 1 MHz C_{RSS} 10⁰ 10⁻¹ $\vec{V}_{DS}(V)$ 10-1 10⁰ 10¹ 10²

Figure 9: Normalized gate threshold voltage vs temperature V _{GS(th)} (norm.) GIPG060420161230VTH 1.1 I_D= 250 μA 1.0 0.9 8.0 0.7 0.6 -75 -25 25 75 125 T_i(°C)







Test circuits STL13N60DM2

3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior


12 V 47 KΩ 11 KΩ


Vos pulse width 2200 1 KΩ


AM01468v1

switching and diode recovery times

Figure 16: Test circuit for inductive load







77

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 PowerFLAT™ 5x6 HV package information

Figure 20: PowerFLAT™ 5x6 HV package outline





Table 10: PowerFLAT™ 5x6 HV mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.10	5.20	5.30
Е	6.05	6.15	6.25
E2	3.10	3.20	3.30
D2	4.30	4.40	4.50
е		1.27	
L	0.50	0.55	0.60
K	1.90	2.00	2.10

Figure 21: PowerFLAT™ 5x6 HV recommended footprint (dimensions are in mm)



4.2 Packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape



PART NO. A 330 (+0/-4.0) ESD LOGO All dimensions are in millimeters 8234350_Reel_rev_C

Figure 24: PowerFLAT™ 5x6 reel



Revision history STL13N60DM2

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
02-May-2016	1	First release.
07-Dec-2016	2	Document status promoted from preliminary to production data.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

