3A, 1MHz, Synchronous Step-Down Converter

General Description

The RT8068A is a high efficiency synchronous, step-down DC-DC converter. It's input voltage range from 2.7V to 5.5V that provides an adjustable regulated output voltage from 0.6V to V_{IN} while delivering up to 3A of output current. The internal synchronous low on resistance power switches increase efficiency and eliminate the need for an external Schottky diode. The switching frequency is fixed internally at 1MHz. The 100% duty cycle provides low dropout operation, hence extending battery life in portable systems. Current mode operation with internal compensation allows the transient response to be optimized over a wide range of loads and output capacitors. The RT8068A is available in WDFN-10L 3x3 and SOP-8 (Exposed Pad) packages.

Ordering Information

RT8068A

-Package Type QW : WDFN-10L 3x3 (W-Type) SP : SOP-8 (Exposed Pad-Option 2)

 Lead Plating System
Z : ECO (Ecological Element with Halogen Free and Pb free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

RT8068AZQW

13 YM DNN 13 : Product Code YMDNN : Date Code

RT8068AZSP

RT8068A ZSPYMDNN RT8068AZSP : Product Code YMDNN : Date Code


Features

- High Efficiency : Up to 95%
- Low $R_{DS(ON)}$ Internal Switches : $69m\Omega/49m\Omega$ at V_{IN} = 5V
- Fixed Frequency : 1MHz
- No Schottky Diode Required
- Internal Compensation
- 0.6V Reference Allows Low Output Voltage
- Low Dropout Operation : 100% Duty Cycle
- OCP, UVP, OVP, OTP
- RoHS Compliant and Halogen Free


Applications

- Portable Instruments
- Battery Powered Equipment
- Notebook Computers
- Distrib uted Power Systems
- IP Phones
- Digital Cameras

Pin Configuration




WDFN-10L 3x3



SOP-8 (Exposed Pad)



Typical Application Circuit



| V _{OUT} (V) | R _{FB1} (k Ω) | R_{FB2} (k Ω) | C _{FF} (pF) | L (μ H) | C ουτ (μ F) |
|----------------------|---------------------------------------|------------------------------|----------------------|------------------------|----------------------------|
| 3.3 | 229.5 | 51 | 22 | 2 | 22 x 2 |
| 2.5 | 161.5 | 51 | 22 | 2 | 22 x 2 |
| 1.8 | 102 | 51 | 22 | 1.5 | 22 x 2 |
| 1.5 | 76.5 | 51 | 22 | 1.5 | 22 x 2 |
| 1.2 | 51 | 51 | 22 | 1.5 | 22 x 2 |
| 1.0 | 34 | 51 | 22 | 1.5 | 22 x 2 |


Table 1. Recommended Component Selection

Functional Pin Description

| Pin No. | | Pin | | | |
|---------------------|------------------------|-------|---|--|--|
| WDFN-10L | SOP-8 (Exposed Pad) | Name | Pin Function | | |
| 1, 2, 3 | 1, 2 | LX | Switch node. Connect this pin to the inductor. | | |
| 4 | 3 | PGOOD | Power good indicator. This pin is an open drain logic output that is pulled to ground when the output voltage is less than 90% of the target output voltage. Hysteresis = 5%. | | |
| 5 | 4 | EN | Enable control. Pull high to turn on. Do not float. | | |
| 6 | 5 | FB | Feedback pin. This pin receives the feedback voltage from a resistiv voltage divider connected across the output. | | |
| 7 | | NC | No internal connection. | | |
| 8 | 6 | SVIN | Signal input pin. Decouple this pin to GND with at least $1\mu\text{F}$ ceramic cap. | | |
| 9,10 | 7,8 | PVIN | Power input pin. Decouple this pin to GND with at least $4.7\mu\text{F}$ ceramic cap. | | |
| 11 (Exposed Pad) | 9 (Exposed Pad) | GND | Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation. | | |



Functional Block Diagram





Absolute Maximum Ratings (Note 1)

| Supply Input Voltage, PVIN, SVIN | –0.3V to 6.5V |
|--|----------------------|
| • LX Pin | |
| DC | 0.3V to (VIN + 0.3V) |
| < 100ns | –2.5V to 9V |
| Other I/O Pin Voltage | –0.3V to 6.5V |
| • Power Dissipation, $P_D @ T_A = 25^{\circ}C$ | |
| WDFN-10L 3x3 | 1.429W |
| SOP-8 (Exposed Pad) | 1.333W |
| Package Thermal Resistance (Note 2) | |
| WDFN-10L 3x3, θ_{JA} | 70°C/W |
| WDFN-10L 3x3, θ_{JC} | 8.2°C/W |
| SOP-8 (Exposed Pad), θ_{JA} | 75°C/W |
| SOP-8 (Exposed Pad), θ_{JC} | 15°C/W |
| Lead Temperature (Soldering, 10 sec.) | 260°C |
| Junction Temperature | 150°C |
| Storage Temperature Range | –65°C to 150°C |
| ESD Susceptibility (Note 3) | |
| HBM (Human Body Model) | 2kV |
| MM (Machine Model) | 200V |

Recommended Operating Conditions (Note 4)

| Supply Input Voltage, PVIN, SVIN | - 2.7V to 5.5V |
|----------------------------------|------------------|
| Junction Temperature Range | - –10°C to 105°C |

Electrical Characteristics

(V_{IN} = 5.5V, T_A = 25°C, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit |
|--------------------------------|-----------------------|---|-------|-----|-------|------|
| Feedback Reference Voltage | V _{REF} | | 0.594 | 0.6 | 0.606 | V |
| Feedback Leakage Current | IFB | | | 0.1 | 0.4 | μA |
| DC Bias Current | | Active , V _{FB} = 0.7V, not switching | | 110 | 140 | μΑ |
| | | Shutdown | | | 1 | |
| Output Voltage Line Regulation | | V _{IN} = 2.7V to 5.5V I _{OUT} = 0A | | 0.3 | | %/V |
| Output Voltage Load Regulation | | (Note 5) | -1 | | 1 | % |
| Switch Leakage Current | | | | | 1 | μA |
| Switching Frequency | | | 0.8 | 1 | 1.2 | MHz |
| Switch On Resistance, High | RDS(ON)_P | | | 69 | | mΩ |
| Switch On Resistance, Low | R _{DS(ON)_N} | | | 49 | | mΩ |
| P-MOSFET Current Limit | ILIM | | 4 | | | А |


| Paramet | er | Symbol | Test Conditions | Min | Тур | Max | Unit | |
|--|---|--------|---|-----|-----|-----|------|--|
| Under-Voltage Lockout | | | V _{IN} rising | 2.2 | 2.4 | 2.6 | v | |
| Threshold | | Vuvlo | V _{IN} falling | 2 | 2.2 | 2.4 | v | |
| EN Input | Logic-High | VIH | | 1.6 | | | V | |
| Threshold Voltage | Logic-Low | VIL | | | | 0.4 | V | |
| EN Pull Low Resist | ance | | | | 500 | | kΩ | |
| Over-Temperature | Protection | TSD | | | 150 | | °C | |
| Over-Temperature Protection Hysteresis | | | | | 20 | | °C | |
| Soft-Start Time | Soft-Start Time | | | 500 | | | μS | |
| V _{OUT} Discharge Re | sistance | | | | 100 | | Ω | |
| 5 | V_{OUT} Over-Voltage Protection (Latch-Off, Delay Time = 10µs) | | | 115 | 120 | 130 | % | |
| VOUT Under-Voltage Lock Out (Latch-Off) | | | | 57 | 66 | 75 | % | |
| Power Good | | | Measured FB, with respect to V_{REF} | 85 | 90 | | % | |
| Power Good Hyster | resis | | | | 5 | | % | |

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


- **Note 2.** θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by design.



Typical Operating Characteristics





Copyright ©2019 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.























Copyright ©2019 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

8

Application Information

The RT8068A is a single-phase buck converter. It provides single feedback loop, current mode control with fast transient response. An internal 0.6V reference allows the output voltage to be precisely regulated for low output voltage applications. A fixed switching frequency (1MHz) oscillator and internal compensation are integrated to minimize external component count. Protection features include over-current protection, under-voltage protection, over-voltage protection and over-temperature protection.

Output Voltage Setting

Connect a resistive voltage divider at the FB between V_{OUT} and GND to adjust the output voltage. The output voltage is set according to the following equation :

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)$$

where V_{REF} is 0.6V (typ.).




Figure 1. Setting V_{OUT} with a Voltage Divider

Chip Enable and Disable

The EN pin allows for power sequencing between the controller bias voltage and another voltage rail. The RT8068A remains in shutdown if the EN pin is lower than 400mV. When the EN pin rises above the V_{EN} trip point, the RT8068A begins a new initialization and soft-start cycle.

Internal Soft-Start

The RT8068A provides an internal soft-start function to prevent large inrush current and output voltage overshoot when the converter starts up. The soft-start (SS) automatically begins once the chip is enabled. During softstart, the internal soft-start capacitor becomes charged and generates a linear ramping up voltage across the capacitor. This voltage clamps the voltage at the FB pin, causing PWM pulse width to increase slowly and in turn reduce the output surge current. The internal 0.6V reference takes over the loop control once the internal ramping-up voltage becomes higher than 0.6V.

UVLO Protection

The RT8068A has input under voltage lockout protection (UVLO). If the input voltage exceeds the UVLO rising threshold voltage (2.4V typ.), the converter resets and prepares the PWM for operation. If the input voltage falls below the UVLO falling threshold voltage during normal operation, the device will stop switching. The UVLO rising and falling threshold voltage has a hysteresis to prevent noise-caused reset.

Inductor Selection

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as shown below:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{SW} \times LIR \times I_{LOAD(MAX)} \times V_{IN}}$$

where LIR is the ratio of the peak-to-peak ripple current to the average inductor current.

Find a low loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (I_{PEAK}) :

$$I_{PEAK} = I_{LOAD(MAX)} + \left(\frac{LIR}{2} \times I_{LOAD(MAX)}\right)$$

The calculation above serves as a general reference. To further improve transient response, the output inductor can be further reduced. This relation should be considered along with the selection of the output capacitor.

Input Capacitor Selection

High quality ceramic input decoupling capacitor, such as X5R or X7R, with values greater than 20μ F are recommended for the input capacitor. The X5R and X7R ceramic capacitors are usually selected for power regulator capacitors because the dielectric material has less capacitance variation and more temperature stability.

Voltage rating and current rating are the key parameters when selecting an input capacitor. Generally, selecting an input capacitor with voltage rating 1.5 times greater than the maximum input voltage is a conservatively safe design.

RT8068A

The input capacitor is used to supply the input RMS current, which can be approximately calculated using the following equation : _____

$$I_{IN_RMS} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The next step is selecting a proper capacitor for RMS current rating. One good design is using more than one capacitor with low equivalent series resistance (ESR) in parallel to form a capacitor bank.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be approximately calculated using the following equation :

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT(MAX)} \times 0.25}{C_{\rm IN} \times f_{\rm SW}}$$

For example, if I_{OUT_MAX} = 3A, C_{IN} = 20µF, f_{SW} = 1MHz, the input voltage ripple will be 37.5mV.

Output Capacitor Selection

The output capacitor and the inductor form a low pass filter in the buck topology. In steady state condition, the ripple current flowing into/out of the capacitor results in ripple voltage. The output voltage ripple (V_{P-P}) can be calculated by the following equation :

$$V_{P_P} = LIR \times I_{LOAD(MAX)} \times \left(ESR + \frac{1}{8 \times C_{OUT} \times f_{SW}}\right)$$

When load transient occurs, the output capacitor supplies the load current before the controller can respond. Therefore, the ESR will dominate the output voltage sag during load transient. The output voltage undershoot (V_{SAG}) can be calculated by the following equation :

 $V_{SAG} = \Delta I_{LOAD} \times ESR$

For a given output voltage sag specification, the ESR value can be determined.

Another parameter that has influence on the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in di/dt during transient. Therefore, the ESL contributes to part of the voltage sag. Using a capacitor with low ESL can obtain better transient performance. Generally, using several capacitors connected in parallel can have better transient performance than using a single capacitor for the same total ESR.

Unlike the electrolytic capacitor, the ceramic capacitor has relatively low ESR and can reduce the voltage deviation

during load transient. However, the ceramic capacitor can only provide low capacitance value. Therefore, use a mixed combination of electrolytic capacitor and ceramic capacitor to obtain better transient performance.

Power Good Output (PGOOD)

PGOOD is an open-drain type output and requires a pullup resistor. PGOOD is actively held low in soft-start, standby, and shutdown. It is released when the output voltage rises above 90% of nominal regulation point. The PGOOD signal goes low if the output is turned off or is 10% below its nominal regulation point.

Under-Voltage Protection (UVP)

The output voltage can be continuously monitored for under voltage. When under-voltage protection is enabled, both UGATE and LGATE gate drivers will be forced low if the output is less than 66% of its set voltage threshold. The UVP will be ignored for at least 3ms (typ.) after start up or a rising edge on the EN threshold. Toggle EN threshold or cycle V_{IN} to reset the UVP fault latch and restart the controller.

Over-Voltage Protection (OVP)

The RT8068A is latched once OVP is triggered and can only be released by toggling EN threshold or cycling V_{IN} . There is a 10 μ s delay built into the over-voltage protection circuit to prevent false transition.

Over-Current Protection (OCP)

The RT8068A provides over-current protection by detecting high-side MOSFET peak inductor current. If the sensed peak inductor current is over the current limit threshold (4A typ.), the OCP will be triggered. When OCP is tripped, the RT8068A will keep the over current threshold level until the over current condition is removed.

Internal Output Voltage Discharge

An internal open-drain logic output is implemented on LX pin. During the conditions of OVP, UVP, OTP and enable low, the internal discharge path is activated and the left energy from output terminal is able to be released with an internal resistance about 100Ω to ground.

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Thermal Shutdown (OTP)

The device implements an internal thermal shutdown function when the junction temperature exceeds 150°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal shutdown threshold. Once the die temperature decreases below the hysteresis of 20°C, the device reinstates the power up sequence.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$


where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C and T_A is the ambient temperature. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For SOP-8 (Exposed Pad) packages, the thermal resistance, θ_{JA} , is 75°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-10L 3x3 packages, the thermal resistance, θ_{JA} , is 70°C/W on a standard JEDEC 51-7 four-layer thermal test board test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formulas :

 $P_{D(MAX)}$ = (125°C - 25°C) / (75°C/W) = 1.333W for SOP-8 (Exposed Pad) package

 $P_{D(MAX)}$ = (125°C - 25°C) / (70°C/W) = 1.429W for WDFN-10L 3x3 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . For the RT8068A package, the derating curves in Figure 2 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Layout Considerations


Layout is very important in high frequency switching converter design. The PCB can radiate excessive noise and contribute to converter instability with improper layout. Certain points must be considered before starting a layout using the RT8068A.

- Make the traces of the main current paths as short and wide as possible.
- Put the input capacitor as close as possible to the device pins (V_{IN} and GND).
- LX node encounters high frequency voltage swings so it should be kept in a small area. Keep sensitive components away from the LX node to prevent stray capacitive noise pick-up.
- Ensure all feedback network connections are short and direct. Place the feedback network as close to the chip as possible.
- The GND pin and Exposed Pad should be connected to a strong ground plane for heat sinking and noise protection.
- An example of PCB layout guide is shown in Figure 3. for reference.

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.


11








Outline Dimension






DETAIL A Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions | n Millimeters | Dimensions In Inches | | |
|--------|------------|---------------|----------------------|-------|--|
| | Min | Max | Min | Max | |
| А | 0.700 | 0.800 | 0.028 | 0.031 | |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 | |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 | |
| b | 0.180 | 0.300 | 0.007 | 0.012 | |
| D | 2.950 | 3.050 | 0.116 | 0.120 | |
| D2 | 2.300 | 2.650 | 0.091 | 0.104 | |
| E | 2.950 | 3.050 | 0.116 | 0.120 | |
| E2 | 1.500 | 1.750 | 0.059 | 0.069 | |
| е | 0.500 | | 0.0 |)20 | |
| L | 0.350 | 0.450 | 0.014 | 0.018 | |

W-Type 10L DFN 3x3 Package





| Symbol | | Dimensions | In Millimeters | Dimensions In Inches | | |
|----------|---|------------|----------------|-----------------------------|-------|--|
| | | Min | Max | Min | Max | |
| A | | 4.801 | 5.004 | 0.189 | 0.197 | |
| В | | 3.810 | 4.000 | 0.150 | 0.157 | |
| С | | 1.346 | 1.753 | 0.053 | 0.069 | |
| D | | 0.330 | 0.510 | 0.013 | 0.020 | |
| F | | 1.194 | 1.346 | 0.047 | 0.053 | |
| н | | 0.170 | 0.254 | 0.007 | 0.010 | |
| I | | 0.000 | 0.152 | 0.000 | 0.006 | |
| J | | 5.791 | 6.200 | 0.228 | 0.244 | |
| М | | 0.406 | 1.270 | 0.016 | 0.050 | |
| Option 1 | Х | 2.000 | 2.300 | 0.079 | 0.091 | |
| | Y | 2.000 | 2.300 | 0.079 | 0.091 | |
| Option 2 | Х | 2.100 | 2.500 | 0.083 | 0.098 | |
| | Y | 3.000 | 3.500 | 0.118 | 0.138 | |

8-Lead SOP (Exposed Pad) Plastic Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

www.richtek.com