D 8-PIN PACKAGE (TOP VIEW)

SGLS164 - APRIL 2003



- Optimized for Off-line and DC to DC Converters
- Low Start Up Current (<0.5 mA)
- Trimmed Oscillator Discharge Current
- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-Voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500 kHz Operation
- Low R_O Error Amp

COMP 8 V_{REF} 0 vcc V_{FB} 6 OUTPUT ISENSE 3 R_T/C_T 5 **GND D 14-PIN PACKAGE** (TOP VIEW) СОМР П 14 🛮 V_{REF} NC [13 NC 2 12 VCC V_{FB} **∐** 3 NC 4 11 V_C 10 OUTPUT I_{SENSE} [] 5 9 GND NC [] 6 R_T/C_T 7 8 PWR GND

description

The UC2842A/3A/4A/5A family of control ICs is a pin for pin compatible improved version of the UC2842/3/4/5 family. Providing the necessary features to control current mode switched mode power supplies, this family has the following improved features. Start up current is guaranteed to be less than 0.5 mA. Oscillator discharge is trimmed to 8.3 mA. During under voltage lockout, the output stage can sink at least 10 mA at less than 1.2 V for V_{CC} over 5 V

The difference between members of this family are shown in the table below.

PART NUMBER	UVLO ON	UVLO OFF	MAXIMUM DUTY CYCLE
UC2842A	16 V	10 V	<100%
UC2843A	8.5 V	7.9 V	<100%
UC2844A	16 V	10 V	<50%
UC2845A	8.5 V	7.9 V	<50%



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




ORDERING INFORMATION[†]

TA	PACK	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC-8 – D8	Tape and reel	UC2842AQD8R	2842AQ
	SOIC-8 - D8	Tube	UC2842AQD8	2842AQ
	SOIC-14 – D	Tape and reel	UC2842AQDR	2842AQ
	SOIC-14 – D	Tube	UC2842AQD	2842AQ
	SOIC-8 – D8	Tape and reel	UC2843AQD8R	2843AQ
	SOIC-8 - D8	Tube	UC2843AQD8	2843AQ
	SOIC-14 - D	Tape and reel	UC2843AQDR	2843AQ
–40°C to 125°C	SOIC-14 - D	Tube	UC2843AQD	2843AQ
-40 C to 125 C	SOIC-8 - D8	Tape and reel	UC2844AQD8R	2844AQ
	SOIC-8 - D8	Tube	UC2844AQD8	2844AQ
	SOIC-14 - D	Tape and reel	UC2844AQDR	2844AQ
	SOIC-14 - D	Tube	UC2844AQD	2844AQ
	SOIC-8 - D8	Tape and reel	UC2845AQD8R	2845AQ
	SOIC-8 – D8	Tube	UC2845AQD8	2845AQ
	SOIC-14 – D	Tape and reel	UC2845AQDR	2845AQ
	SOIC-14 – D	Tube	UC2845AQD	2845AQ

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

block diagram




NOTES: 1. A = DIL-8 Pin Number. B = SO-14 Pin Number.

2. Toggle flip flop used only in 2844A and 2845A.

SGLS164 - APRIL 2003

Ordering Information



SGLS164 - APRIL 2003

NOTE 1: Long term high–temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

electrical characteristics, $T_A = -40^{\circ}C$ to 125°C, $V_{CC} = 15$ V (see Note 1), $R_T = 10$ k Ω , $C_T = 3.3$ nF, and $T_A = T_J$ (unless otherwise stated)

PARAMETER		TEST CONDITIONS					UNITS
Reference Section	·			•			•
Output voltage	T _J = 25 °C,	I _O = 1 mA		4.95	5.0	5.05	V
Line regulation voltage	V _{IN} = 12 V to 25 V	/			6	20	mV
Load regulation voltage	I _O = 1 mA to 20 m	nΑ			6	25	mV
Temperature stability	See Notes 2 and	3			0.2	0.4	mV/°C
Total output variation voltage	Line, Load, Temp.			4.9		5.1	V
Output noise voltage	f = 10 Hz to 10 kH See Note 2	lz,	T _J = 25°C		50		μV
Long term stability	1000 hours,	See Note 2	T _A = 125°C		5	25	mV
Output short-circuit current			·	-30	-100	-180	mA
Oscillator Section							
Initial accuracy	See Note 4		T _J = 25°C	47	52	57	kHz
Voltage stability	V _{CC} = 12 V to 25	V			0.2	1	%
Temperature stability	$T_A = MIN \text{ to } MAX$, See Note 2			5		%
Amplitude peak-to-peak	V pin 7,	See Note 2			1.7		V
Dischause sument	V nin 7 0 V	Con Note 5	T _J = 25°C	7.8	8.3	8.8	^
Discharge current	V pin 7 = 2 V,	See Note 5	T _J = Full range	7.5		8.8	mA



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡]Unless otherwise indicated, voltages are reference to ground and currents are positive into and negative out of the specified terminals.

SGLS164 - APRIL 2003

electrical characteristics, T_A = -40° C to 125°C, V_{CC} = 15 V (see Note 1), R_T = 10 k Ω , C_T = 3.3 nF, and T_A = T_J (unless otherwise stated)

PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNITS
Error Amplifier Section	1			· ·			
Input voltage	COMP = 2.5 V			2.45	2.5	2.55	V
Input bias current					-0.3	-1	μΑ
Open loop voltage gain (A _{VOL)}	V _O = 2 V to 4 V	,		65	90		dB
Unity gain bandwidth	See Note 2		T _J = 25°C	0.7	1		MHz
PSRR	V _{CC} = 12 V to 2	25 V	<u> </u>	60	70		dB
Output sink current	FB = 2.7 V,	COMP = 1.1 V		2	6		mA
Output source current	FB = 2.3 V,	COMP = 5 V		-0.5	-0.8		mA
V _{OUT} high	FB = 2.3 V,	$R_L = 15 \text{ k}\Omega \text{ to } \Omega$	GND	5	6		V
V _{OUT} low	FB = 2.7 V,	$R_L = 15 \text{ k}\Omega \text{ to } V$	/REF		0.7	1.1	V
Current Sense Section							
Gain	See Notes 6 an	d 7		2.85	3	3.15	V/V
Maximum input signal	COMP = 5 V,	See Note 6		0.9	1	1.1	V
PSRR	V _{CC} = 12 V to 2	25 V, See Note 6			70		dB
Input bias current					-2	-10	μΑ
Delay to output	I _{SENSE} = 0 V t	o 2 V, See N	Note 2		150	300	ns
Output Section (OUT)							
Law law Law tand and tank	I _{OUT} = 20 mA				0.1	0.4	.,
Low-level output voltage	I _{OUT} = 200 mA				15	2.2	V
I Pale Javel and and and and and	I _{OUT} = -20 mA			13	13.5		.,
High-level output voltage	I _{OUT} = -200 m.	A		12	13.5		V
Rise time	C _L = 1 nF,	See Note 2	T _J = 25°C		50	150	ns
Fall time	C _L = 1 nF,	See Note 2	T _J = 25°C		50	150	ns
UVLO saturation	V _{CC} = 5 V,	I _{OUT} = 10 mA	<u> </u>		0.7	1.2	V
Undervoltage Lockout Section	<u> </u>						
			UC2842A, UC2844A	15	16	17	.,
Start threshold			UC2843A, UC2845A	7.8	8.4	9	V
Million			UC2842A, UC2844A	9	10	11	
Minimum operation voltage after turn on			UC2843A, UC2845A	7	7.6	8.2	V

SGLS164 - APRIL 2003

electrical characteristics, T_A = -40° C to 125°C, V_{CC} = 15 V (see Note 1), R_T = 10 k Ω , C_T = 3.3 nF, and T_A = T_J (unless otherwise stated)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNITS	
PWM Section							
Manifestore deduction and			UC2842A, UC2843A	94	96	100	0/
Maximum duty cycle			UC2844A, UC2845A	47	48	50	%
Minimum duty cycle						0	%
Total Standby Current							
Start-up current					0.3	0.5	mA
Operating supply current	FB = 0 V,	SENSE = 0 V			11	17	mA
V _{CC} internal zener voltage	I _{CC} = 25 mA			30	34		V

NOTES: 1. Adjust V_{CC} above the start threshold before setting at 15 V.

- 2. Not production tested.
- 3. Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:


Temp Stability =
$$\frac{V_{REF} (max) - V_{REF} (min)}{T_{J} (max) - T_{J} (min)}. V_{REF} (max) \text{ and } V_{REF} (min) \text{ are the maximum and minimum reference voltage measured}$$

over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.

- 4. Output frequency equals oscillator frequency for the UC2842A and UC2843A. Output frequency is one half oscillator frequency for the UC2844A and UC2845A.
- 5. This parameter is measured with $R_T = 10 \text{ k}\Omega$ to V_{REF} . This contributes approximately 300 μA of current to the measurement. The total current flowing into the $R_{T/C}$ pin will be approximately 300 μA higher than the measured value.
- 6. Parameter measured at trip point of latch with VFB at 0 V.
- 7. Gain is defined by: $A = \frac{\Delta V_{COMP}}{\Delta V_{SENSE}}; 0 \le V_{SENSE} \le 0.8 \text{ V}.$

•PA

RAMETER MEASUREMENT INFORMATION



Error Amp can source and sink up to 0.5 mA, and sink up to 2 mA.

Figure 1. Error Amp Configuration



PARAMETER MEASUREMENT INFORMATION





Figure 2. Under Voltage Lockout



Peak Current (Is) is Determined By The Formula:


$$Ismax'\frac{1.0V}{RS}$$

A small RC filter may be required to supress switch transients.

Figure 3. Current Sense Circuit

SGLS164 - APRIL 2003

PARAMETER MEASUREMENT INFORMATION







Figure 5

PLICATION INFORMATION

Oscillator Frequency vs Timing Resistance



Maximum Duty Cycle vs Timing Resistor

AP






Figure 6. Oscillator

APPLICATION INFORMATION



High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.

Figure 7. Open-Loop Laboratory Text Fixture




A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%.

Note that capacitor, C, forms a filter with R2 to suppress the leading edge switch spikes.

Figure 8. Slope Complression

SGLS164 - APRIL 2003

APPLICATION INFORMATION



Power Supply Specifications

1. Input Voltage 95VAC to 130VAC (50Hz/60Hz)

Line Isolation 3750V
Switching Frequency 40 kHz
Efficiency, Full Load 70%

5. Output Voltage:

A. +5V, ±5%; 1A to 4A Load

B. \pm 12V, \pm 3%; 0.1A to 0.3A Load Ripple voltage: 100 mV P-P Max C. \pm 12V, \pm 3%; 0.1A to 0.3A Load Ripple voltage: 100 mV P-P Max

Figure 9. Off-Line Flyback Regulator





22-Sep-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UC2842AQD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125		
UC2842AQD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2842AQ ~ UC2842AQ)	Samples
UC2842AQD8R	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2842AQ ~ UC2842AQ)	Samples
UC2842AQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2842AQ ~ UC2842AQ)	Samples
UC2843AQD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ ~ UC2843AQ)	Samples
UC2843AQD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ ~ UC2843AQ)	Samples
UC2843AQD8R	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ ~ UC2843AQ)	Samples
UC2843AQD8RG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ ~ UC2843AQ)	Samples
UC2843AQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2843AQ ~ UC2843AQ)	Samples
UC2845AQD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2845AQ ~ UC2845AQ)	Samples
UC2845AQD8R	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2845AQ ~ UC2845AQ)	Samples
UC2845AQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(2845AQ ~ UC2845AQ)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

22-Sep-2015

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2842AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	4.0	12.0	Q1
UC2842AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2842AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2843AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2843AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2845AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2845AQDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 17-Dec-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2842AQD8R	SOIC	D	8	2500	367.0	367.0	35.0
UC2842AQD8R	SOIC	D	8	2500	367.0	367.0	35.0
UC2842AQDR	SOIC	D	14	2500	367.0	367.0	38.0
UC2843AQD8R	SOIC	D	8	2500	367.0	367.0	35.0
UC2843AQDR	SOIC	D	14	2500	367.0	367.0	38.0
UC2845AQD8R	SOIC	D	8	2500	367.0	367.0	35.0
UC2845AQDR	SOIC	D	14	2500	367.0	367.0	38.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>