# **FAN5066**

# **Ultra Low Voltage Synchronous DC-DC Controller**

#### **Features**

- Output adjustable from 400mV to 3.5V
- Synchronous Rectification
- Adjustable operation from 80KHz to 1MHz
- · Integrated Power Good and Enable functions
- Overvoltage protection
- Overcurrent protection
- Drives N-channel MOSFETs
- 20 pin SOIC or TSSOP package


### **Applications**

- Power supply DDR SDRAM VTT
- Power Supply HSTL
- Power Supply for ASICs
- Adjustable ultra-low voltage step-down power supply


### **Description**

The FAN5066 is a synchronous mode DC-DC controller IC which provides an adjustable output voltage for ultra-low voltage applications, down to 400mV. The FAN5066 uses a high level of integration to deliver load currents in excess of 19A from a 5V source with minimal external circuitry. Synchronous-mode operation offers optimum efficiency over the entire output voltage range, and the internal oscillator can be programmed from 80KHz to 1MHz for additional flexibility in choosing external components. The FAN5066 also offers integrated functions including a four-bit DAC-controlled reference, Power Good, Output Enable, over-voltage protection and current limiting.

### **Block Diagram**



# **Pin Assignments**



# **Pin Definitions**

Pin Number	Pin Name	Pin Function Description
1	CEXT	<b>Oscillator Capacitor Connection</b> . Connecting an external capacitor to this pin sets the internal oscillator frequency. Layout of this pin is critical to system performance. See Application Information for details.
2	ENABLE	<b>Output Enable</b> . A logic LOW on this pin will disable the output. An internal pull-up resistor allows for either open collector or TTL compatibility.
3	PWRGD	<b>Power Good Flag</b> . An open collector output that will be at logic LOW if the output voltage is not within $\pm 12\%$ of the nominal output voltage setpoint.
4	IFB	<b>High Side Current Feedback</b> . Pins 4 and 5 are used as the inputs for the current feedback control loop. Layout of these traces is critical to system performance. See Application Information for details.
5	VFB	<b>Voltage Feedback</b> . Pin 5 is used as the input for the voltage feedback control loop and as the low side current feedback input. See Application Information for details regarding correct layout.
6	VCCA	<b>Analog VCC</b> . Connect to system 5V supply and decouple with a 0.1μF ceramic capacitor.
7	VCCP	Power VCC for low side FET driver. Connect to system 5V supply and place a $1\mu F$ ceramic capacitor for decoupling and local charge storage.
8	VID4	<b>VID4 Input</b> . A logic 1 on this open collector/TTL input will enable the VID3–VID0 inputs to set the output from 2.1V to 3.5V, and a logic 0 will set the output from 1.3V to 2.05V, as shown in Table 1. Pullup resistors are internal to the controller.
9	LODRV	<b>Low Side FET Driver</b> . Connect this pin to the gate of an N-channel MOSFET for synchronous operation. The trace from this pin to the MOSFET gate should be < 0.5".
10, 11	GNDP	<b>Power Ground</b> . Return pin for high currents flowing in pins 7 and 13 (VCCP and VCCQP). Connect to a low impedance ground.
12	HIDRV	<b>High Side FET Driver</b> . Connect this pin to the gate of an N-channel MOSFET. The trace from this pin to the MOSFET gate should be < 0.5".
13	VCCQP	<b>Power VCC</b> . For high side FET driver. VCCQP must be connected to a voltage of at least VCCA + VGS,ON (MOSFET), and place a $1\mu F$ ceramic capacitor for decoupling and local charge storage. See Application Information for details
14	GNDD	<b>Digital Ground</b> . Return path for digital logic. Connect to a low impedance system ground plane to minimize ground loops.
15	GNDA	<b>Analog Ground</b> . Return path for low power analog circuitry. This pin should be connected to a low impedance system ground plane to minimize ground loops.
16	CNTRL	<b>Voltage Control</b> . The voltage forced on this pin determines the output voltage of the converter.
17-19	VID1-VID3	<b>Voltage Identification Code Inputs</b> . These open collector/TTL compatible inputs will program the output voltage of the reference over the ranges specified in Table 1. Pull-up resistors are internal to the controller.
20	VREF	Reference Voltage Test Point. This pin provides access to the DAC output and should be decoupled to ground using $0.1\mu F$ capacitor.

### **Absolute Maximum Ratings**

Supply Voltages, VCCA, VCCP, VCCQP to GND	13V
Supply Voltage VCCQP, Charge Pump (VIN+VCCA)	18V
Voltage Identification Code Inputs, VID3-VID0	13V
VREF Output Current	3mA
Junction Temperature, TJ	150°C
Storage Temperature	-65 to 150°C
Lead Soldering Temperature, 10 seconds	300°C

# **Operating Conditions**

Parameter	Conditions	Min.	Тур.	Max.	Units
Supply Voltage, VCCA, VCCP		4.75	5	5.25	V
Input Logic HIGH		2.0			V
Input Logic LOW				0.8	V
Ambient Operating Temp		0		70	°C
Output Driver Supply, VCCQP		8.5		12	V

**Electrical Specifications** (VCCA = 5V, VCNTRL = 900mV,  $f_{OSC}$  = 300 KHz, and TA = +25°C using circuit in Figure 1, unless otherwise noted) The • denotes specifications which apply over the full operating temperature range.

Parameter	Conditions	Min.	Тур.	Max.	Units	
Initial Voltage Setpoint	itial Voltage Setpoint ILOAD = 0.8A, VCTRL = 1.25V VCTRL = 900mV		1.237 891	1.250 900	1.263 909	V mV
Output Temperature Drift	TA = 0 to 70°C VOUT = 1.25V VOUT = 900mV			+6 +4		mV mV
Load Regulation	ILOAD = 0.8A to 3A	•		-20		mV
Line Regulation	VIN = 4.75V to 5.25V	•		±2		mV
Output Ripple	20MHz BW, I <sub>LOAD</sub> = 3A			±13		mVpk
DAC Output Voltage	See Table 1		1.3		3.4	V
DAC Accuracy			-3		+3	%
Short Circuit Detect Threshold		•	90	120	150	mV
Output Driver Rise and Fall Time	See Figure 3			80		nsec
Output Driver Deadtime 1	See Figure 3			5		%/fosc
Output Driver Deadtime 2	See Figure 3			80		nsec
Turn-on Response Time	ILOAD = 0A to 3A				10	msec
Oscillator Range			80		1000	KHz
Oscillator Frequency	C <sub>EXT</sub> = 100 pF		270	300	330	KHz
PWRGD threshold	Logic High Logic Low		93 88		107 112	%Vout %Vout
PWRGD Minimum Operating Voltage				1.0		V
Max Duty Cycle			90	95		%
Control Pin Input Current	VCTRL = 400mV to 3.5V	•			235	μΑ

**Table 1. DAC Output Voltage Programming Codes** 

VID4	VID3	VID2	VID1	V <sub>REF</sub>
0	1	1	1	1.30V
0	1	1	0	1.40V
0	1	0	1	1.50V
0	1	0	0	1.60V
0	0	1	1	1.70V
0	0	1	0	1.80V
0	0	0	1	1.90V
0	0	0	0	2.00V
1	1	1	1	No Output
1	1	1	0	2.2V
1	1	0	1	2.4V
1	1	0	0	2.6V
1	0	1	1	2.8V
1	0	1	0	3.0V
1	0	0	1	3.2V
1	0	0	0	3.4V


#### Note:

<sup>1.</sup> 0 = processor pin is tied to GND.


<sup>1 =</sup> processor pin is open.

### **Typical Operating Characteristics**

(VCCA, VCCD = 5V, fosc = 280 KHz, and TA = +25°C using circuit in Figure 1, unless otherwise noted)



# **Typical Operating Characteristics** (continued)



# **Application Circuit**




Figure 1. Application Circuit for 900mV @ 3A

Table 2. FAN5066 Application Bill of Materials for 900mV @ 3A

Reference	Manufacturer Part #	Quantity	Description	Requirements/Comments
C1-3, C6-C9	-3, C6–C9 Panasonic ECU-V1H104ZFX		100nF, 50V Capacitor	
C4-5	Panasonic ECU-V1C105ZFX	2	1μF, 16V Capacitor	
C <sub>ext</sub>	Panasonic ECU-V1H101JCG	1	100pF Capacitor	5%, C0G
C <sub>IN</sub>	AVX TPSE337*010R0100	1	330μF, 10V Tantalum	Irms = 1.3A
C <sub>OUT</sub>	AVX TPSE477*006R0100	1	470μF, 6.3V Tantalum	$ESR = 100m\Omega$
D1	Motorola 1N4735A	1	6.2V Zener Diode	
L1	Coiltronics MP2-2R2	1	2.2μH, 1.4A Inductor	DCR ~ 130m $\Omega$ See Note 1.
L2	Coiltronics UP2B-4R7	1	4.7μH, 5A inductor	DCR ~ 17mΩ
Q1	Fairchild FDS6984S	1	N-Channel MOSFET with Integrated Schottky	
R1	Any	1	47Ω	
R2-3	Any	2	4.7Ω	
R4	Any	1	10ΚΩ	
R5	Any	1	2.0ΚΩ	
R6	Any	1	324Ω	
R7	Any	1	909Ω	
RSENSE	Any	1	25mΩ	
U1	Fairchild FAN5066M	1	DC/DC Controller	
U2	Pairchild FAN4041		Shunt Regulator	

#### Notes:

<sup>1.</sup> Inductor L1 is recommended to isolate the 5V input supply from noise generated by the MOSFET switching. L1 may be omitted if desired.

# **Application Circuit**




Figure 2. 12A Application Circuit for DDR VTT

Table 3. FAN5066 Application Bill of Materials for DDR VTT

Reference	Manufacturer Part #	Quantity	Description	Requirements/Comments
C1–2, C6–C9	Panasonic ECU-V1H104ZFX	6	100nF, 50V Capacitor	
C4-5	Panasonic ECU-V1C105ZFX	2	1μF, 16V Capacitor	
C10	Panasonic ECU-V1H101JCG	1	100pF Capacitor	5%, C0G
C11	Sanyo 6SP680M	1	680μF, 6.3V OSCON	IRMS = 4.8A
C <sub>OUT</sub>	Sanyo 4SP820M	4	820μF, 4V OSCON	ESR < 12mΩ
D1	Motorola 1N4735A	1	6.2V Zener Diode	
L1	Coiltronics UP1B-1R5	Optional	1.5μH, 4A Inductor	DCR ~ 20mΩ See Note 1.
L2	Coiltronics UP4B-1R5	1	1.5μH, 13A Inductor	DCR ~ 4mΩ
Q1–2	Fairchild FDS6680S	2	N-Channel MOSFET w/ Integrated Schottky	RDS(ON) = $17m\Omega$ @ VGS = $4.5V$
R1	Any	1	47Ω	
R2-3	Any	2	4.7Ω	
R4	Any	1	10ΚΩ	
R5-6	Any	2	499Ω	
U1	Fairchild FAN5066M	1	DC/DC Controller	

#### Notes:

# **Test Circuit**




Figure 3. Output Drive Test Circuit and Timing Diagram

<sup>1.</sup> Inductor L1 is recommended to isolate the 5V input supply from noise generated by the MOSFET switching. L1 may be omitted if desired.

### **Application Information**

#### The FAN5066 Controller

The FAN5066 is a programmable synchronous DC-DC controller IC. When designed around the appropriate external components, the FAN5066 can be configured to deliver more than 19A of output current. The FAN5066 functions as a fixed frequency PWM step down regulator.

#### **Main Control Loop**

Refer to the FAN5066 Block Diagram on page 1. The FAN5066 implements "summing mode control", which is different from both classical voltage-mode and current-mode control. It provides superior performance to either by allowing a large converter bandwidth over a wide range of output loads.

The control loop of the regulator contains two main sections: the analog control block and the digital control block. The analog section consists of signal conditioning amplifiers feeding into a set of comparators which provide the inputs to the digital control block. The signal conditioning section accepts inputs from the IFB (current feedback) and VFB (voltage feedback) pins and sets up two controlling signal paths. The first, the voltage control path, amplifies the difference between the VFB signal the reference voltage from the DAC and presents the output to one of the summing amplifier inputs. The second, current control path, takes the difference between the IFB and VFB pins and presents the resulting signal to another input of the summing amplifier. These two signals are then summed together with the slope compensation input from the oscillator. This output is then presented to a comparator, which provides the main PWM control signal to the digital control block.

The digital control block takes the analog comparator inputs and the main clock signal from the oscillator to provide the appropriate pulses to the HIDRV and LODRV output pins. These two outputs control the external power MOSFETs. The digital block utilizes high speed Schottky transistor logic, allowing the FAN5066 to operate at clock speeds as high as 1MHz.

There are additional comparators in the analog control section whose function is to set the point at which the FAN5066 enters its pulse skipping mode during light loads, as well as the point at which the current limit comparator disables the output drive signals to the external power MOSFETs.

#### **High Current Output Drivers**

The FAN5066 contains two identical high current output drivers that utilize high speed bipolar transistors in a push-pull configuration. The drivers' power and ground are separated from the chip's power and ground for switching noise immunity. The HIDRV driver has a power supply pin,

VCCQP, which is supplied from an external 12V source through a series resistor or from a charge-pump circuit powered from 5V if 12V is not available. The LODRV driver has a power supply pin, VCCP, which can be supplied from either the 12V or 5V source. The resulting voltages are sufficient to provide the gate to source drive to the external MOSFETs required in order to achieve a low RDS ON.

#### Power Good (PWRGD)

The FAN5066 Power Good function is designed in accordance with the Pentium II DC-DC converter specifications and provides a continuous voltage monitor on the VFB pin. The circuit compares the VFB signal to the VREF voltage and outputs an active-low interrupt signal to the CPU should the power supply voltage deviate more than  $\pm 12\%$  of its nominal setpoint. The Power Good flag provides no other control function to the FAN5066.

#### **Output Enable (ENABLE)**

The FAN5066 will accept an open collector/TTL signal for controlling the output voltage. The low state disables the output voltage. When disabled, the PWRGD output is in the low state. If an enable is not required in the circuit, this pin may be left open.

#### **Over-Voltage Protection**

The FAN5066 constantly monitors the output voltage for protection against over voltage conditions. If the voltage at the VFB pin exceeds 20% of the selected program voltage, an over-voltage condition is assumed and the FAN5066 disables the output drive signal to the external MOSFETs. The DC-DC converter returns to normal operation after the fault has been removed.

#### **Over-Current Protection**

Current sense is implemented in the FAN5066 to reduce the duty cycle of the output drive signal to the MOSFETs when an over-current condition is detected. The voltage drop created by the output current flowing across a sense resistor is presented to an internal comparator. When the voltage developed across the sense resistor exceeds the 120mV comparator threshold voltage, the FAN5066 reduces the output duty cycle to help protect the power devices. The DC-DC converter returns to normal operation after the fault has been removed.

#### Oscillator

The FAN5066 oscillator section uses a fixed current capacitor charging configuration. An external capacitor (CEXT) is used to set the oscillator frequency between 80KHz and 1MHz. This scheme allows maximum flexibility in choosing external components.

In general, a higher operating frequency decreases the peak ripple current flowing in the output inductor, thus allowing the use of a smaller inductor value. In addition, operation at higher frequencies decreases the amount of energy storage that must be provided by the bulk output capacitors during load transients due to faster loop response of the controller.

Unfortunately, the efficiency losses due to switching of the MOSFETs increase as the operating frequency is increased. Thus, efficiency is optimized at lower frequencies. An operating frequency of 300KHz is a typical choice which optimizes efficiency and minimizes component size while maintaining excellent regulation and transient performance under all operating conditions.

# **Design Considerations and Component Selection**

Additional information on design and component selection may be found in Fairchild Semiconductor's Application Note 53.

#### **MOSFET Selection**

This application requires N-channel Logic Level Enhancement Mode Field Effect Transistors. Desired characteristics are as follows:

- Low Static Drain-Source On-Resistance, RDS,ON < 20mΩ (lower is better)</li>
- Low gate drive voltage, VGS = 4.5V rated
- Power package with low Thermal Resistance
- Drain-Source voltage rating > 15V.

The on-resistance (RDS,ON) is the primary parameter for MOSFET selection. The on-resistance determines the power dissipation within the MOSFET and therefore significantly affects the efficiency of the DC-DC Converter. For details and a spreadsheet on MOSFET selection, refer to Applications Bulletin AB-8

#### **MOSFET Gate Bias**

The high side MOSFET gate driver can be biased by one of two methods—Charge Pump or 12V Gate Bias. The charge pump method has the advantage of requiring only +5V as an input voltage to the converter, but the 12V method will realize increased efficiency by providing an increased VGS to the high side MOSFETs.

### Method 1. Charge Pump (Bootstrap)

Figure 4 shows the use of a charge pump to provide gate bias to the high side MOSFET when +12V is unavailable. Capacitor CP is the charge pump used to boost the voltage of the FAN5066 output driver. When the MOSFET Q1 switches off, the source of the MOSFET is at approximately 0V because of the MOSFET Q2. (The Schottky D2 conducts for only a very short time, and is not relevent to this discussion.) CP is charged through the Schottky diode D1 to approxi-

mately 4.5V. When the MOSFET Q1 turns on, the voltage at the source of the MOSFET is equal to 5V. The capacitor voltage follows, and hence provides a voltage at VCCQP equal to almost 10V. The Schottky diode D1 is required to provide the charge path when the MOSFET is off, and reverses biases when VCCQP goes to 10V. The charge pump capacitor (CP) needs to be a high Q, high frequency capacitor. A  $1\mu F$  ceramic capacitor is recommended here.



Figure 4. Charge Pump Configuration

#### Method 2. 12V Gate Bias

Figure 5 illustrates how a 12V source can be used to bias VCCQP. A  $47\Omega$  resistor is used to limit the transient current into the VCCQP pin and a  $1\mu$ F capacitor is used to filter the VCCQP supply. This method provides a higher gate bias voltage (VGS) to the high side MOSFET than the charge pump method, and therefore reduces the RDS,ON and the resulting power loss within the MOSFET. In designs where efficiency is a primary concern, the 12V gate bias method is recommended. A 6.2V Zener diode, D1, is used to clamp the voltage at VCCQP to a maximum of 12V and ensure that the absolute maximum voltage of the IC will not be exceeded.



Figure 5. Gate Bias Configuration

#### **Inductor Selection**

Choosing the value of the inductor is a tradeoff between allowable ripple voltage and required transient response. The system designer can choose any value within the allowed minimum to maximum range in order to either minimize ripple or maximize transient performance. The first order equation (close approximation) for minimum inductance is:

$$L_{min} = \frac{(V_{in} - V_{out})}{f} \times \frac{V_{out}}{V_{in}} \times \frac{ESR}{V_{ripple}}$$

where:

 $V_{in} = Input Power Supply$ 

 $V_{out} = Output Voltage$ 

f = DC/DC converter switching frequency

ESR = Equivalent series resistance of all output capacitors in parallel

Vripple = Maximum peak to peak output ripple voltage budget.

The first order equation for maximum allowed inductance is:

$$L_{max} = 2C_O \times \frac{(V_{in} - V_{out})D_m V_{tb}}{I_{pp}^2}$$

where:

 $C_0$  = The total output capacitance

 $I_{pp}$  = Maximum to minimum load transient current

 $V_{tb}$  = The output voltage tolerance budget allocated to load transient

D<sub>m</sub> = Maximum duty cycle for the DC/DC converter (usually 95%).

Some margin should be maintained away from both  $L_{min}$  and  $L_{max}$ . Adding margin by increasing L almost always adds expense since all the variables are predetermined by system performance except for  $C_0$ , which must be increased to increase L. Adding margin by decreasing L can either be done by purchasing capacitors with lower ESR or by increasing the DC/DC converter switching frequency. The FAN5066 is capable of running at high switching frequencies and provides significant cost savings for the newer CPU systems that typically run at high supply current.

#### **FAN5066 Short Circuit Current Characteristics**

The FAN5066 short circuit current characteristic includes a hysteresis function that prevents the DC-DC converter from oscillating in the event of a short circuit. Figure 6 shows the typical characteristic of the DC-DC converter circuit with a 6.8 m $\Omega$  sense resistor. The converter exhibits a normal load regulation characteristic until the voltage across the resistor exceeds the internal short circuit threshold of 120mV (= 17.5A \* 6.8m $\Omega$ ). At this point, the internal comparator trips and signals the controller to reduce the converter's duty cycle to approximately 20%. This causes a drastic reduction in the output voltage as the load regulation collapses into the short circuit control mode. With a 40m $\Omega$  output short,the voltage is reduced to 15A \* 40m $\Omega$  = 600mV.



Figure 6. FAN5066 Short Circuit Characteristic

The output voltage does not return to its nominal value until the output current is reduced to a value within the safe operating range for the DC-DC converter

#### Schottky Selection

A schottky diode is not required in Figures 1 and 2, because the low-side MOSFETs have built in schottkies using Fairchild SyncFET technology. If some other type of MOSFET is used, a schottky must be used in anti-parallel with the low-side MOSFET. Selection of a schottky is determined by the maximum output. In the converter of Figure 1, maximum output current is 3A, and suppose the MOSFET has a body diode  $V_f = 0.75V$  at this current. The schottky must have at least 100 mV less  $V_f$  at the same current to ensure that the body diode does not turn on. The MBRS130L diode has  $V_f = 0.45V$  typical at 3A at  $25^{\circ}\text{C}$ , and so is a suitable choice.

#### **Output Filter Capacitors**

The output bulk capacitors of a converter help determine its output ripple voltage and its transient response. It has already been seen in the section on selecting an inductor that the ESR helps set the minimum inductance, and the capacitance value helps set the maximum inductance. For most converters, however, the number of capacitors required is determined by the transient response and the output ripple voltage, and these are determined by the ESR and not the capacitance value. That is, in order to achieve the necessary ESR to meet the transient and ripple requirements, the capacitance value required is already very large.

The most commonly used choice for output bulk capacitors is aluminum electrolytics, because of their low cost and low ESR. The only type of aluminum capacitor used should be those that have an ESR rated at 100kHz. Consult Application Bulletin AB-14 for detailed information on output capacitor selection.

The output capacitance should also include a number of small value ceramic capacitors placed as close as possible to the processor;  $0.1\mu F$  and  $0.01\mu F$  are recommended values.

#### **Input Filter**

The DC-DC converter design may include an input inductor between the system +5V supply and the converter input as shown in Figure 6. This inductor serves to isolate the +5V supply from the noise in the switching portion of the DC-DC converter, and to limit the inrush current into the input capacitors during power up. A value of  $2.5\mu H$  is recommended.

It is necessary to have some low ESR aluminum electrolytic capacitors at the input to the converter. These capacitors deliver current when the high side MOSFET switches on. Figure 7 shows 3 x 1000 $\mu$ F, but the exact number required will vary with the speed and type of the processor. For the top speed Klamath and Deschutes, the capacitors should be rated to take 7A of ripple current. Capacitor ripple current rating is a function of temperature, and so the manufacturer should be contacted to find out the ripple current rating at the expected operational temperature. For details on the design of an input filter, refer to Applications Bulletin AB-15.



Figure 7. Input Filter

#### **Droop Resistor**

Figure 8 shows a converter using a "droop resistor", Rp. The function of the droop resistor is to improve the transient response of the converter, potentially reducing the number of output capacitors required. In operation, the droop resistor causes the output voltage to be slightly lower at heavy load current than it otherwise would be. When the load transitions from heavy to light current, the output can swing up farther without exceeding limits, because it started from a lower voltage, thus reducing the capacitor requirements.



Figure 8. Use of a Droop Resistor


### **PCB Layout Guidelines**

- Placement of the MOSFETs relative to the FAN5066 is critical. Place the MOSFETs such that the trace length of the HIDRV and LODRV pins of the FAN5066 to the FET gates is minimized. A long lead length on these pins will cause high amounts of ringing due to the inductance of the trace and the gate capacitance of the FET. This noise radiates throughout the board, and, because it is switching at such a high voltage and frequency, it is very difficult to suppress
- In general, all of the noisy switching lines should be kept away from the quiet analog section of the FAN5066. That is, traces that connect to pins 9, 12, and 13 (LODRV, HIDRV and VCCQP) should be kept far away from the traces that connect to pins 1 through 5, and pin 16.
- Place the 0.1µF decoupling capacitors as close to the FAN5066 pins as possible. Extra lead length on these reduces their ability to suppress noise.
- Each VCC and GND pin should have its own via to the appropriate plane. This helps provide isolation between pins.
- Surround the CEXT timing capacitor with a ground trace.
   Be sure to place a ground or power plane underneath the capacitor for further noise isolation, in order to provide additional shielding to the oscillator (pin 1) from the noise on the PCB. In addition, place this capacitor as close to pin 1 as possible.
- Place the MOSFETs, inductor, and Schottky as close together as possible for the same reasons as in the first bullet above. Place the input bulk capacitors as close to the drains of the high side MOSFETs as possible. In addition, placement of a 0.1µF decoupling cap right on the drain of each high side MOSFET helps to suppress some of the high frequency switching noise on the input of the DC-DC converter.
- Place the output bulk capacitors as close to the CPU as
  possible to optimize their ability to supply instantaneous
  current to the load in the event of a current transient.
  Additional space between the output capacitors and the
  CPU will allow the parasitic resistance of the board traces
  to degrade the DC-DC converter's performance under
  severe load transient conditions, causing higher voltage
  deviation. For more detailed information regarding
  capacitor placement, refer to Application Bulletin AB-5.
- The traces that run from the FAN5066 IFB (pin 4) and VFB (pin 5) pins should be run together next to each other and Kelvin connected to the sense resistor. Running these lines together rejects some of the common mode noise that is presented to the FAN5066 feedback input. Try, as much as possible, to run the noisy switching signals (HIDRV, LODRV & VCCQP) on one layer, but use the inner layers for power and ground only. If the top layer is being used to route all of the noisy switching signals, use the bottom layer to route the analog sensing sign VFB and IFB.
- A PC Board Layout Checklist is available from Fairchild Applications. Ask for Application Bulletin AB-11.

#### **Additional Information**

For additional information contact your local Fairchild Semiconductor representative, or visit us on our website at www.fairchildsemi.com.

# **Mechanical Dimensions – 20 Lead SOIC**



# **Mechanical Dimensions – 20 Lead TSSOP**



### **Ordering Information**

Product Number	Package
FAN5066M	20 pin SOIC
FAN5066MTC	20 pin TSSOP
FAN5066MTCX	20 pin TSSOP

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com