

# MC74LVX259

## 8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

### With LSTTL-Compatible Inputs

The MC74LVX259 is an 8-bit Addressable Latch fabricated with silicon gate CMOS technology.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The LVX259 is designed for general purpose storage applications in digital systems. The device has four modes of operation as shown in the mode selection table. In the addressable latch mode, the data on Data In is written into the addressed latch. The addressed latch follows the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one-of-eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode, all outputs are LOW and unaffected by the address and data inputs. When operating the LVX259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The MC74LVX259 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVX259 to be used to interface 5.0 V circuits to 3.0 V circuits.


#### Features

- High Speed:  $t_{PD} = 7.0$  ns (Typ) at  $V_{CC} = 3.3$  V
- Low Power Dissipation:  $I_{CC} = 2$   $\mu$ A (Max) at  $T_A = 25^\circ$ C
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\%$   $V_{CC}$
- CMOS-Compatible Outputs:  $V_{OH} > 0.8 V_{CC}$ ;  $V_{OL} < 0.1 V_{CC}$  @Load
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:
  - Human Body Model  $> 2000$  V;
  - Machine Model  $> 200$  V
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

<http://onsemi.com>




SOIC-16  
D SUFFIX  
CASE 751B




TSSOP-16  
DT SUFFIX  
CASE 948F


#### PIN ASSIGNMENT



#### MARKING DIAGRAMS



SOIC-16



TSSOP-16

LVX259 = Specific Device Code  
A = Assembly Location  
WL, L = Wafer Lot  
Y = Year  
WW, W = Work Week  
G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

# MC74LVX259




Figure 1. Logic Diagram




Figure 2. IEC Logic Symbol

MODE SELECTION TABLE

| Enable | Reset | Mode                 |
|--------|-------|----------------------|
| L      | H     | Addressable Latch    |
| H      | H     | Memory               |
| L      | L     | 8-Line Demultiplexer |
| H      | L     | Reset                |

LATCH SELECTION TABLE

| Address Inputs |   |   | Latch Addressed |
|----------------|---|---|-----------------|
| C              | B | A |                 |
| L              | L | L | Q0              |
| L              | L | H | Q1              |
| L              | H | L | Q2              |
| L              | H | H | Q3              |
| H              | L | L | Q4              |
| H              | L | H | Q5              |
| H              | H | L | Q6              |
| H              | H | H | Q7              |

# MC74LVX259




Figure 3. Expanded Logic Diagram

# MC74LVX259

## MAXIMUM RATINGS

| Symbol               | Parameter                                       | Value   | Unit       |
|----------------------|---|---|------------|
| V <sub>CC</sub>      | Positive DC Supply Voltage                      | -0.5 to +7.0  | V          |
| V <sub>IN</sub>      | Digital Input Voltage                           | -0.5 to +7.0  | V          |
| V <sub>OUT</sub>     | DC Output Voltage                               | -0.5 to V <sub>CC</sub> +0.5  | V          |
| I <sub>IK</sub>      | Input Diode Current                             | -20   | mA         |
| I <sub>OK</sub>      | Output Diode Current                            | ±20   | mA         |
| I <sub>OUT</sub>     | DC Output Current, per Pin                      | ±25   | mA         |
| I <sub>CC</sub>      | DC Supply Current, V <sub>CC</sub> and GND Pins | ±75   | mA         |
| P <sub>D</sub>       | Power Dissipation in Still Air                  | SOIC Package<br>TSSOP<br>200<br>180   | mW         |
| T <sub>STG</sub>     | Storage Temperature Range                       | -65 to +150   | °C         |
| V <sub>ESD</sub>     | ESD Withstand Voltage                           | Human Body Model (Note 1)<br>Machine Model (Note 2)<br>Charged Device Model (Note 3)<br>> 2000<br>> 200<br>> 2000 | V          |
| I <sub>LATCHUP</sub> | Latchup Performance                             | Above V <sub>CC</sub> and Below GND at 125°C (Note 4)   | ±300<br>mA |
| θ <sub>JA</sub>      | Thermal Resistance, Junction-to-Ambient         | SOIC Package<br>TSSOP<br>143<br>164   | °C/W       |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Tested to EIA/JESD22-A114-A
2. Tested to EIA/JESD22-A115-A
3. Tested to JESD22-C101-A
4. Tested to EIA/JESD78

## RECOMMENDED OPERATING CONDITIONS

| Symbol                          | Characteristics                                | Min | Max             | Unit |
|---------------------------------|--|-----|-----------------|------|
| V <sub>CC</sub>                 | DC Supply Voltage                              | 2.0 | 3.6             | V    |
| V <sub>IN</sub>                 | DC Input Voltage                               | 0   | 5.5             | V    |
| V <sub>OUT</sub>                | DC Output Voltage                              | 0   | V <sub>CC</sub> | V    |
| T <sub>A</sub>                  | Operating Temperature Range, all Package Types | -40 | 85              | °C   |
| t <sub>r</sub> , t <sub>f</sub> | Input Rise or Fall Time                        |     |                 | ns/V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# MC74LVX259

## DC CHARACTERISTICS (Voltages Referenced to GND)

| Symbol          | Parameter                                      | Condition                                | V <sub>CC</sub><br>(V) | T <sub>A</sub> = 25°C |     |                      | -40°C ≤ T <sub>A</sub> ≤ 85°C |                      | Unit |
|-----------------|--|--|------------------------|-----------------------|-----|----------------------|-------------------------------|----------------------|------|
|                 |  |  |                        | Min                   | Typ | Max                  | Min                           | Max                  |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage               |  | 2.0                    | 0.75 V <sub>CC</sub>  | -   | -                    | 0.75 V <sub>CC</sub>          | -                    | V    |
|                 |  |  | 3.0                    | 0.7 V <sub>CC</sub>   | -   | -                    | 0.7 V <sub>CC</sub>           | -                    |      |
|                 |  |  | 3.6                    | 0.7 V <sub>CC</sub>   | -   | -                    | 0.7 V <sub>CC</sub>           | -                    |      |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage                |  | 2.0                    | -                     | -   | 0.25 V <sub>CC</sub> | -                             | 0.25 V <sub>CC</sub> | V    |
|                 |  |  | 3.0                    | -                     | -   | 0.3 V <sub>CC</sub>  | -                             | 0.3 V <sub>CC</sub>  |      |
|                 |  |  | 3.6                    | -                     | -   | 0.3 V <sub>CC</sub>  | -                             | 0.3 V <sub>CC</sub>  |      |
| V <sub>OH</sub> | High-Level Output Voltage                      | I <sub>OH</sub> = -50 μA                 | 2.0                    | 1.9                   | 2.0 | -                    | 1.9                           | -                    | V    |
|                 |  | I <sub>OH</sub> = -50 μA                 | 3.0                    | 2.9                   | 3.0 | -                    | 2.9                           | -                    |      |
|                 |  | I <sub>OH</sub> = -4 mA                  | 3.0                    | 2.58                  | -   | -                    | 2.48                          | -                    |      |
| V <sub>OL</sub> | Low-Level Output Voltage                       | I <sub>OL</sub> = 50 μA                  | 2.0                    | -                     | 0.0 | 0.1                  | -                             | 0.1                  | V    |
|                 |  | I <sub>OL</sub> = 50 μA                  | 3.0                    | -                     | 0.0 | 0.1                  | -                             | 0.1                  |      |
|                 |  | I <sub>OL</sub> = 4 mA                   | 3.0                    | -                     | -   | 0.36                 | -                             | 0.44                 |      |
| I <sub>IN</sub> | Input Leakage Current                          | V <sub>IN</sub> = 5.5 V or GND           | 0 to 3.6               | -                     | -   | ±0.1                 | -                             | ±1.0                 | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per package) | V <sub>IN</sub> = V <sub>CC</sub> or GND | 3.6                    | 1.0                   | 1.0 | 2.0                  | -                             | -                    | μA   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## AC ELECTRICAL CHARACTERISTICS Input t<sub>r</sub> = t<sub>f</sub> = 3.0 ns

| Symbol                                 | Parameter   | Test Conditions  | T <sub>A</sub> = 25°C |     |      | -40°C ≤ T <sub>A</sub> ≤ 85°C |      | Unit |
|--|---|--|-----------------------|-----|------|-------------------------------|------|------|
|  |   |  | Min                   | Typ | Max  | Min                           | Max  |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Data to Output (Figures 4 and 8)           | V <sub>CC</sub> = 2.7 V    C <sub>L</sub> = 15pF         | -                     | 6.3 | 9.0  | 1.0                           | 12.0 | ns   |
|  |   | V <sub>CC</sub> = 2.7 V    C <sub>L</sub> = 50pF         | -                     | 9.0 | 14.0 | 1.0                           | 15.0 |      |
|  |   | V <sub>CC</sub> = 3.3 V ± 0.3 V    C <sub>L</sub> = 15pF | -                     | 5.6 | 8.0  | 1.0                           | 11.0 |      |
|  |   | V <sub>CC</sub> = 3.3 V ± 0.3 V    C <sub>L</sub> = 50pF | -                     | 8.0 | 12.0 | 1.0                           | 14.0 |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Address Select to Output (Figures 5 and 8) | V <sub>CC</sub> = 2.7 V    C <sub>L</sub> = 15pF         | -                     | 6.3 | 9.0  | 1.0                           | 12.0 | ns   |
|  |   | V <sub>CC</sub> = 2.7 V    C <sub>L</sub> = 50pF         | -                     | 9.0 | 14.0 | 1.0                           | 15.0 |      |
|  |   | V <sub>CC</sub> = 3.3 V ± 0.3 V    C <sub>L</sub> = 15pF | -                     | 5.6 | 8.0  | 1.0                           | 11.0 |      |
|  |   | V <sub>CC</sub> = 3.3 V ± 0.3 V    C <sub>L</sub> = 50pF | -                     | 8.0 | 12.0 | 1.0                           | 14.0 |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Enable to Output (Figures 6 and 8)         | V <sub>CC</sub> = 2.7 V    C <sub>L</sub> = 15pF         | -                     | 6.3 | 9.0  | 1.0                           | 12.0 | ns   |
|  |   | V <sub>CC</sub> = 2.7 V    C <sub>L</sub> = 50pF         | -                     | 9.0 | 14.0 | 1.0                           | 15.0 |      |
|  |   | V <sub>CC</sub> = 3.3 V ± 0.3 V    C <sub>L</sub> = 15pF | -                     | 5.6 | 9.0  | 1.0                           | 11.0 |      |
|  |   | V <sub>CC</sub> = 3.3 V ± 0.3 V    C <sub>L</sub> = 50pF | -                     | 8.0 | 12.0 | 1.0                           | 14.0 |      |
| t <sub>PHL</sub>                       | Maximum Propagation Delay, Reset to Output (Figures 6 and 8)          | V <sub>CC</sub> = 2.7 V    C <sub>L</sub> = 15pF         | -                     | 6.3 | 9.0  | 1.0                           | 12.0 | ns   |
|  |   | V <sub>CC</sub> = 2.7 V    C <sub>L</sub> = 50pF         | -                     | 9.0 | 14.0 | 1.0                           | 15.0 |      |
|  |   | V <sub>CC</sub> = 3.3 V ± 0.3 V    C <sub>L</sub> = 15pF | -                     | 5.6 | 9.0  | 1.0                           | 11.0 |      |
|  |   | V <sub>CC</sub> = 3.3 V ± 0.3 V    C <sub>L</sub> = 50pF | -                     | 8.0 | 12.0 | 1.0                           | 14.0 |      |
| C <sub>IN</sub>                        | Maximum Input Capacitance   |  | -                     | 6   | 10   | -                             | 10   | pF   |
| C <sub>PD</sub>                        | Power Dissipation Capacitance (Note 5)                                | Typical @ 25°C, V <sub>CC</sub> = 3.3 V                  |                       |     |      |                               |      | pF   |
|  |   | 30   |                       |     |      |                               |      |      |

5. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>. C<sub>PD</sub> is used to determine the no-load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

# MC74LVX259

## TIMING REQUIREMENTS Input $t_r = t_f = 3.0$ ns

| Symbol     | Parameter  | Test Conditions                          | $T_A = 25^\circ\text{C}$ |     |     | $T_A \leq 85^\circ\text{C}$ |     | Unit |
|------------|--|--|--------------------------|-----|-----|-----------------------------|-----|------|
|            |  |  | Min                      | Typ | Max | Min                         | Max |      |
| $t_w$      | Minimum Pulse Width, Reset or Enable (Figure 7)              | $V_{CC} = 2.7\text{ V}$                  | 4.5                      | -   | -   | 5.0                         | -   | ns   |
|            |  | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | 4.5                      | -   | -   | 5.0                         | -   |      |
| $t_{su}$   | Minimum Setup Time, Address or Data to Enable (Figure 7)     | $V_{CC} = 2.7\text{ V}$                  | 4.0                      | -   | -   | 4.0                         | -   | ns   |
|            |  | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | 3.0                      | -   | -   | 3.0                         | -   |      |
| $t_h$      | Minimum Hold Time, Enable to Address or Data (Figure 6 or 7) | $V_{CC} = 2.7\text{ V}$                  | 2.0                      | -   | -   | 2.0                         | -   | ns   |
|            |  | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | 2.0                      | -   | -   | 2.0                         | -   |      |
| $t_r, t_f$ | Maximum Input, Rise and Fall Times (Figure 4)                | $V_{CC} = 2.7\text{ V}$                  | -                        | -   | 400 | -                           | 300 | ns   |
|            |  | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | -                        | -   | 300 | -                           | 300 |      |




Figure 4. Switching Waveform




Figure 5. Switching Waveform




Figure 6. Switching Waveform




Figure 7. Switching Waveform





Figure 8. Switching Waveform



\*Includes all probe and jig capacitance

Figure 9. Test Circuit

# MC74LVX259

## ORDERING INFORMATION

| Device          | Package               | Shipping†        |
|-----------------|-----------------------|------------------|
| MC74LVX259DG    | SOIC-16<br>(Pb-Free)  | 48 Units / Rail  |
| MC74LVX259DR2G  | SOIC-16<br>(Pb-Free)  | 2500 Tape & Reel |
| MC74LVX259DTG   | TSSOP-16<br>(Pb-Free) | 96 Units / Rail  |
| MC74LVX259DTR2G | TSSOP-16<br>(Pb-Free) | 2500 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## EMBOSSED CARRIER DIMENSIONS (See Notes 6 and 7)


| Tape Size | B <sub>1</sub> Max  | D   | D <sub>1</sub>            | E                                     | F                                      | K                          | P  | P <sub>0</sub>                       | P <sub>2</sub>                       | R                | T                 | W                                     |
|-----------|---------------------|---|---------------------------|---------------------------------------|--|----------------------------|--|--------------------------------------|--------------------------------------|------------------|-------------------|---------------------------------------|
| 8 mm      | 4.35 mm<br>(0.179") | 1.5 mm<br>+ 0.1<br>-0.0<br>(0.059"<br>+0.004<br>-0.0) | 1.0 mm<br>Min<br>(0.179") | 1.75 mm<br>±0.1<br>(0.069<br>±0.004") | 3.5 mm<br>±0.5<br>(1.38<br>±0.002")    | 2.4 mm<br>Max<br>(0.094")  | 4.0 mm<br>±0.10<br>(0.157<br>±0.004")  | 4.0 mm<br>±0.1<br>(0.157<br>±0.004") | 2.0 mm<br>±0.1<br>(0.079<br>±0.004") | 25 mm<br>(0.98") | 0.6 mm<br>(0.024) | 8.3 mm<br>(0.327)                     |
| 12 mm     | 8.2 mm<br>(0.323")  |   | 1.5 mm<br>Min<br>(0.060)  |                                       | 5.5 mm<br>±0.5<br>(0.217<br>±0.002")   | 6.4 mm<br>Max<br>(0.252")  | 4.0 mm<br>±0.10<br>(0.157<br>±0.004")<br>8.0 mm<br>±0.10<br>(0.315<br>±0.004")   |                                      |                                      | 30 mm<br>(1.18") |                   | 12.0 mm<br>±0.3<br>(0.470<br>±0.012") |
| 16 mm     | 12.1 mm<br>(0.476") |   |                           |                                       | 7.5 mm<br>±0.10<br>(0.295<br>±0.004")  | 7.9 mm<br>Max<br>(0.311")  | 4.0 mm<br>±0.10<br>(0.157<br>±0.004")<br>8.0 mm<br>±0.10<br>(0.315<br>±0.004")<br>12.0 mm<br>±0.10<br>(0.472<br>±0.004") |                                      |                                      |                  |                   | 16.3 mm<br>(0.642)                    |
| 24 mm     | 20.1 mm<br>(0.791") |   |                           |                                       | 11.5 mm<br>±0.10<br>(0.453<br>±0.004") | 11.9 mm<br>Max<br>(0.468") | 16.0 mm<br>±0.10<br>(0.63<br>±0.004")  |                                      |                                      |                  |                   | 24.3 mm<br>(0.957)                    |

6. Metric Dimensions Govern—English are in parentheses for reference only.

7. A<sub>0</sub>, B<sub>0</sub>, and K<sub>0</sub> are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS


ON Semiconductor®



SCALE 1:1

## SOIC-16 CASE 751B-05 ISSUE K

DATE 29 DEC 2006




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 9.80        | 10.00 | 0.386     | 0.393 |
| B   | 3.80        | 4.00  | 0.150     | 0.157 |
| C   | 1.35        | 1.75  | 0.054     | 0.068 |
| D   | 0.35        | 0.49  | 0.014     | 0.019 |
| F   | 0.40        | 1.25  | 0.016     | 0.049 |
| G   | 1.27 BSC    |       | 0.050 BSC |       |
| J   | 0.19        | 0.25  | 0.008     | 0.009 |
| K   | 0.10        | 0.25  | 0.004     | 0.009 |
| M   | 0°          | 7°    | 0°        | 7°    |
| P   | 5.80        | 6.20  | 0.229     | 0.244 |
| R   | 0.25        | 0.50  | 0.010     | 0.019 |

- |  |  |  |  |
|--|--|--|--|
| <p>STYLE 1:</p> <p>PIN 1. COLLECTOR</p> <p>2. BASE</p> <p>3. EMITTER</p> <p>4. NO CONNECTION</p> <p>5. EMITTER</p> <p>6. BASE</p> <p>7. COLLECTOR</p> <p>8. COLLECTOR</p> <p>9. BASE</p> <p>10. EMITTER</p> <p>11. NO CONNECTION</p> <p>12. EMITTER</p> <p>13. BASE</p> <p>14. COLLECTOR</p> <p>15. EMITTER</p> <p>16. COLLECTOR</p>                           | <p>STYLE 2:</p> <p>PIN 1. CATHODE</p> <p>2. ANODE</p> <p>3. NO CONNECTION</p> <p>4. CATHODE</p> <p>5. CATHODE</p> <p>6. NO CONNECTION</p> <p>7. ANODE</p> <p>8. CATHODE</p> <p>9. CATHODE</p> <p>10. ANODE</p> <p>11. NO CONNECTION</p> <p>12. CATHODE</p> <p>13. CATHODE</p> <p>14. NO CONNECTION</p> <p>15. ANODE</p> <p>16. CATHODE</p> | <p>STYLE 3:</p> <p>PIN 1. COLLECTOR, DYE #1</p> <p>2. BASE, #1</p> <p>3. EMITTER, #1</p> <p>4. COLLECTOR, #1</p> <p>5. COLLECTOR, #2</p> <p>6. BASE, #2</p> <p>7. EMITTER, #2</p> <p>8. COLLECTOR, #2</p> <p>9. COLLECTOR, #3</p> <p>10. BASE, #3</p> <p>11. EMITTER, #3</p> <p>12. COLLECTOR, #3</p> <p>13. COLLECTOR, #4</p> <p>14. BASE, #4</p> <p>15. EMITTER, #4</p> <p>16. COLLECTOR, #4</p>   | <p>STYLE 4:</p> <p>PIN 1. COLLECTOR, DYE #1</p> <p>2. COLLECTOR, #1</p> <p>3. COLLECTOR, #2</p> <p>4. COLLECTOR, #2</p> <p>5. COLLECTOR, #3</p> <p>6. COLLECTOR, #3</p> <p>7. COLLECTOR, #4</p> <p>8. COLLECTOR, #4</p> <p>9. BASE, #4</p> <p>10. EMITTER, #4</p> <p>11. BASE, #3</p> <p>12. EMITTER, #3</p> <p>13. BASE, #2</p> <p>14. EMITTER, #2</p> <p>15. BASE, #1</p> <p>16. EMITTER, #1</p> |
| <p>STYLE 5:</p> <p>PIN 1. DRAIN, DYE #1</p> <p>2. DRAIN, #1</p> <p>3. DRAIN, #2</p> <p>4. DRAIN, #2</p> <p>5. DRAIN, #3</p> <p>6. DRAIN, #3</p> <p>7. DRAIN, #4</p> <p>8. DRAIN, #4</p> <p>9. GATE, #4</p> <p>10. SOURCE, #4</p> <p>11. GATE, #3</p> <p>12. SOURCE, #3</p> <p>13. GATE, #2</p> <p>14. SOURCE, #2</p> <p>15. GATE, #1</p> <p>16. SOURCE, #1</p> | <p>STYLE 6:</p> <p>PIN 1. CATHODE</p> <p>2. CATHODE</p> <p>3. CATHODE</p> <p>4. CATHODE</p> <p>5. CATHODE</p> <p>6. CATHODE</p> <p>7. CATHODE</p> <p>8. CATHODE</p> <p>9. ANODE</p> <p>10. ANODE</p> <p>11. ANODE</p> <p>12. ANODE</p> <p>13. ANODE</p> <p>14. ANODE</p> <p>15. ANODE</p> <p>16. ANODE</p>                                 | <p>STYLE 7:</p> <p>PIN 1. SOURCE N-CH</p> <p>2. COMMON DRAIN (OUTPUT)</p> <p>3. COMMON DRAIN (OUTPUT)</p> <p>4. GATE P-CH</p> <p>5. COMMON DRAIN (OUTPUT)</p> <p>6. COMMON DRAIN (OUTPUT)</p> <p>7. COMMON DRAIN (OUTPUT)</p> <p>8. SOURCE P-CH</p> <p>9. SOURCE P-CH</p> <p>10. COMMON DRAIN (OUTPUT)</p> <p>11. COMMON DRAIN (OUTPUT)</p> <p>12. COMMON DRAIN (OUTPUT)</p> <p>13. GATE N-CH</p> <p>14. COMMON DRAIN (OUTPUT)</p> <p>15. COMMON DRAIN (OUTPUT)</p> <p>16. SOURCE N-CH</p> |  |

### SOLDERING FOOTPRINT



|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOIC-16     | PAGE 1 OF 1  |


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



# MECHANICAL CASE OUTLINE


## PACKAGE DIMENSIONS

ON Semiconductor®



TSSOP-16  
CASE 948F-01  
ISSUE B

DATE 19 OCT 2006




NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.90        | 5.10 | 0.193     | 0.200 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.18        | 0.28 | 0.007     | 0.011 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM\*



- XXXX = Specific Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- G or ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.

|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | TSSOP-16    | PAGE 1 OF 1  |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

---

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)