
SLLS130C - SEPTEMBER 1991 - REVISED MAY 1995

- Single IC and Single 5-V Supply Interface for Serial Communication Ports
- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-232-E-1991, EIA/TIA-562, and ITU Recommendation V.28
- Switched-Capacitor Voltage Converter Eliminates Need for ±12-V Supplies
- Voltage Converter Operates With Low Capacitance . . . 0.1 μF Min
- Designed for Data Rates up to 120 kb/s Over 3-m Cable
- Available in Shrink Small-Outline 25-mil-Pitch Package
- Shutdown Mode to Save Power When Not in Use
- ±30-V Receiver Input Voltage Range
- LinBiCMOS™ Process Technology
- Applications
 - Laptop or Notebook Computers
 - Portable Terminals
 - Single-Board Computers
 - Portable Test Equipment

DB PACKAGE (TOP VIEW)



NC-No internal connection

description

The SN75LBC187 is a low-power LinBiCMOS™ device containing three drivers, five receivers, and a switched-capacitor voltage converter. The SN75LBC187 provides a single chip and single 5-V supply interface between the asynchronous communications element and the serial port connector of the data terminal equipment (DTE). This device has been designed to conform to ANSI Standards EIA/TIA-232-E, EIA/TIA-562, and ITU recommendation V.28.

The switched-capacitor voltage converter of the SN75LBC187 uses four small external capacitors to generate the positive and negative voltages required by EIA/TIA-232-E (and V.28) line drivers from a single 5-V input. The drivers feature output slew-rate limiting to eliminate the need for external filter capacitors. The receivers can accept ± 30 V without damage. The device also features a reduced power or shutdown mode that cuts the quiescent power to the IC when not transmitting data between the CPU and peripheral.

The SN75LBC187 has been designed using LinBiCMOS™ technology and cells contained in the Texas Instruments LinASIC™ library. The SN75LBC187 is characterized for operation from 0°C to 70°C.

NOTE:

This device includes circuit designs and process technologies that have patents pending.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


LinBiCMOS and LinASIC are a trademarks of Texas Instruments Incorporated.




SLLS130C – SEPTEMBER 1991 – REVISED MAY 1995

logic symbol[†]

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 6 V
Positive output supply voltage range, V _{DD}	V _{CC} –0.3 V to 15 V
Negative output supply voltage range, VSS	0.3 V to –15 V
Input voltage range, V _I : RA	±30 V
All other inputs	0.3 V to V _{CC} + 3 V
Output voltage range, V _O : DY	$-2 V_{CC} + 1.2 V$ to $2 V_{CC} - 1.2 V$
All other outputs	\dots -0.3 V to V _{CC} + 3 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

^{\$} Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING		
DB	1025 mW	8.2 mW/°C	656 mW		



[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	V
High-level input voltage, V _{IH}	DA	2			V
migri-level input voltage, viji	RA, SHUTDOWN	2.4			V
Low-level input voltage, V _{IL}	RA, DA, SHUTDOWN			0.8	V
Receiver input voltage, V _I		-25		25	V
High-level output current, IOH	RY			-1	mA
Low-level output current, IOL	RY			3.2	mA
Output current, IO	V_{DD}			±10	μΑ
Output current, 10	V _{SS}			±10	μΑ
C1, C2, C3, C4 charge pump capacitors		0.1	0.47		μF
Operating free-air temperature, TA		0		70	°C

electrical characteristics over recommended operating conditions (unless otherwise noted)

			_					
	PARAMETER		TEST	CONDITIONS	MIN	TYP [†]	MAX	UNIT
		Receiver	$I_O = -1 \text{ mA}$		3.5			V
VOH	High-level output voltage	Driver	$R_L = 3 \text{ k}\Omega \text{ to GN}$	ID	5	7		V
V	Low lovel output voltage	Receiver	$I_0 = 3.2 \text{ mA}$				0.4	V
VOL	Low-level output voltage	Driver	$R_L = 3 \text{ k}\Omega \text{ to GN}$		-7	-5	V	
V _{IT+}	Receiver positive-going input volta	age threshold				1.7	2.4	V
VIT-	Receiver negative-going input vol	age threshold			0.8	1.2		V
V _{hys}	Receiver input hysteresis voltage	(V _{IT+} – V _{IT} –)				0.5	1	V
rį	Receiver input resistance		V _{CC} = 5 V,	T _A = 25°C	3	5	7	kΩ
ro	Driver output resistance		$V_{CC} = 0$,	V _O = ±2 V	300			Ω
II	Input current (DA, SHUTDOWN)		$V_I = 0$ to V_{CC}				±50	μΑ
los	Driver output short-circuit current		V _O = 0		±10			mA
100	Supply ourrent	Normal operation	All outputs open	, SHUTDOWN at 2.4 V		15	30	mA
lcc	Supply current	Shutdown mode	All outputs open	SHUTDOWN at 0.1 V			10	μΑ

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.



SN75LBC187 MULTICHANNEL EIA-232 DRIVER/RECEIVER WITH CHARGE PUMP

SLLS130C - SEPTEMBER 1991 - REVISED MAY 1995

switching characteristics over recommended operating conditions, $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER		TEST COND	OITIONS	MIN	MAX	UNIT
4	Drangaction delay time law to high layer output	Receiver	R_L = 5 kΩ, See Figure 1	$C_L = 50 \text{ pF},$		1.25	μs
tPLH	Propagation delay time, low- to high-level output	Driver	$R_L = 3 kΩ$, See Figure 2	C _L = 1200 pF,		1.25	μs
	Propagation delay time, high- to low-level output	Receiver	R_L = 5 kΩ, See Figure 1	$C_L = 50 \text{ pF},$		1.25	μs
tPHL		Driver	$R_L = 3 kΩ$, See Figure 2	C _L = 1200 pF,		1.25	μs
	Pice the address and add		$R_L = 3 \text{ k}\Omega,$ $V_O = -3 \text{ V to 3 V},$	C _L = 50 pF, See Note 2	200		ns
t _r	Rise time, driver output	$R_L = 3 \text{ k}\Omega,$ VO = -3.3 V to 3.3 V,			1.5	μs	
	Fall time and driver authority		$R_L = 3 \text{ k}\Omega$, $V_O = 3 \text{ V to } -3 \text{ V}$	$C_L = 50 \text{ pF},$	200		ns
tf	Fall time, driver output	$R_L = 3 \text{ k}\Omega,$ $V_O = 3.3 \text{ V to } -3.3 \text{ V}$	C _L = 2500 pF,		1.5	μs	

NOTES: 2. The 200 ns for the output to change from -3 V to 3 V (or vice versa) corresponds to the 30 V/μs maximum slew rate of EIA/TIA-232-E, EIA/TIA-562, and ITU Recommendation V.28.



^{3.} The more stringent requirement for transition times comes from the EIA/TIA-562, which requires the rise and fall times to be measured from 3.3 V.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Receiver Test Circuit and Waveforms




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $t_W = 8.33 \mu s$, PRR = 60 kHz, $t_\Gamma = t_f \le 50 ns$.

Figure 2. Driver Test Circuit and Waveforms

SLLS130C - SEPTEMBER 1991 - REVISED MAY 1995

APPLICATION INFORMATION



NOTE: C1, C2, C3, and C4 are Z5U-type ceramic-chip capacitors.

Figure 3. Typical SN75LBC187 Connection




SLLS130C - SEPTEMBER 1991 - REVISED MAY 1995

MECHANICAL DATA

DB (R-PDSO-G**)

28 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

www.ti.com 14-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN75LBC187DBR	LIFEBUY	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LBC187	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	SN75LBC187DBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN75LBC187DBR	SSOP	DB	28	2000	356.0	356.0	35.0	



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated