

TPS2559 Precision Adjustable Current-Limited Power-Distribution Switch

1 Features

Operating range: 2.5 V to 6.5 V

Adjustable 1.2-A to 4.7-A $I_{(LIMIT)}$ (±4.4% at 4.7 A)

Short-circuit shutoff (typical): 3.5 µs

High-side MOSFET: 13 mΩ

Maximum standby supply current: 2 µA

Built-in soft-start

System-level ESD capable: 8 kV / 15 kV

UL 2367 recognition pending

2 Applications

USB ports, hubs

Digital TVs

Set-top boxes

VOIP phones

3 Description

The TPS2559 power-distribution switch is intended for applications where a low resistance, precision current limit switch is required or heavy capacitive loads are encountered. The TPS2559 provides up to 5.5 A of continuous load current with a precise current limit set by a single resistor to ground. Output current is maintained at a safe level by switching into a constant-current mode when the output load exceeds the current-limit threshold. During overload events the output current is limited to the level set by R(ILIM). If a persistent overload occurs, the device goes into thermal shutoff to prevent damage to the TPS2559.

The power-switch rise and fall times are controlled to minimize current surges during turn on or off. The FAULT logic output asserts low during overcurrent or overtemperature conditions.

Device Information (1)

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------|-------------------|
| TPS2559 | VSON (10) | 3.00 mm x 3.00 mm |

For all available packages, see the orderable addendum at the end of the datasheet.






Table of Contents

| 1 Features1 | 8.3 Feature Description | .10 |
|---------------------------------------|--|-----|
| 2 Applications 1 | 8.4 Device Functional Modes | .11 |
| 3 Description1 | 9 Application and Implementation | 12 |
| 4 Revision History2 | 9.1 Application Information | |
| 5 Device Comparison Table3 | 9.2 Typical Application | |
| 6 Pin Configuration and Functions3 | 10 Power Supply Recommendations | |
| 7 Specifications4 | 11 Layout | 21 |
| 7.1 Absolute Maximum Ratings4 | 11.1 Layout Guidelines | 21 |
| 7.2 ESD Ratings4 | 11.2 Layout Example | 21 |
| 7.3 Recommended Operating Conditions4 | 12 Device and Documentation Support | .22 |
| 7.4 Thermal Information5 | 12.1 Receiving Notification of Documentation Updates | .22 |
| 7.5 Electrical Characteristics5 | 12.2 Support Resources | 22 |
| 7.6 Timing Requirements6 | 12.3 Trademarks | .22 |
| 7.7 Timing Diagrams7 | 12.4 Electrostatic Discharge Caution | .22 |
| 7.8 Typical Characteristics8 | 12.5 Glossary | .22 |
| 8 Detailed Description10 | 13 Mechanical, Packaging, and Orderable | |
| 8.1 Overview10 | Information | 22 |
| 8.2 Functional Block Diagram10 | | |
| - | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | hanges from Revision * (June 2014) to Revision A (November 2020) | Page |
|---|---|------|
| • | Updated the numbering format for tables and figures throughout the document | 1 |
| • | Added OUT row to Voltage range parameter in Absolute Maximum Ratings table | 4 |
| • | Added T _{stq} row to Absolute Maximum Ratings table, moved from ESD Ratings table | 4 |
| • | Changled title of ESD Ratings table and updated to current standards | 4 |
| • | Added <i>Timing Diagrams</i> title to section, moved from <i>Parameter Measurement Information</i> section to recurrent standards | |

5 Device Comparison Table

| DEVICE | OPERATING RANGE (V) | OCP MODE | ICONT. ADJ. RANGE (A) | R _{DS(on)} (mΩ) | I _{OS} TOLERANCE | PACKAGE: SON-8 (DRB) SOT-23 (DBV) SON-10 (DRC) SON-6 (DRV) |
|---------------------------------|-------------------------------------|------------|-----------------------------|--------------------------|--------------------------------|--|
| TPS2559 | 2.5 - 6.5 | Auto retry | 5.5 | 13 | ±4.4% at 4.7 A | DRC |
| TPS2552/3 | 2.5 - 6.5 | Auto retry | 1.2 | 85 (DBV) 100 (DRV) | ±6% at 1.7 A | DBV, DRV |
| TPS2552/3-1 | 2.5 - 6.5 | Latch off | 1.2 | 85 (DBV) 100 (DRV) | ±6% at 1.7 A | DBV, DRV |
| TPS2554/5 (dual Adjustable) | 4.5 - 5.5 | Auto retry | 2.5 | 73 | ±9.7% at 2.8 A | DRC |
| TPS2556/7 | 2.5 - 6.5 | Auto Retry | 5 | 22 | ±6.5% at 4.5 A | DRB |
| TPS2560/61 (dual Channels) | 2.5 - 6.5 | Auto retry | 2.5 | 44 | ±7.5% at 2.8 A | DRC |
| TPS2560A/61A (dual Channels) | 2.5 - 6.5 | Auto retry | 2.5 | 44 | 2.1 A to 2.5 A including ±1% R | DRC |
| TPS25200 (with OVP protection) | 2.5 - 6.5 (withstand up to 20 V) | Auto retry | 2.5 | 60 | ±6% at 2.9 A | DRV |

6 Pin Configuration and Functions




Figure 6-1. DRC Package, 10-Pin VSON, Top View

Table 6-1. Pin Functions

| PIN | | TYPE | DESCRIPTION |
|-----------|---------|------|--|
| NAME | NO. | ITPE | DESCRIPTION |
| GND | 1 | | Ground connection, connect externally to PowerPAD. |
| IN | 2, 3, 4 | I | Input voltage, connect a 0.1 µF or greater ceramic capacitor from IN to GND as close to the device as possible. |
| EN | 5 | I | Enable input, logic high turns on power switch. |
| ILIM | 6 | 0 | External resistor used to set current-limit threshold; recommended. 24.9 k $\Omega \le R_{(ILIM)} \le 100 \text{ k}\Omega$. |
| OUT | 7, 8, 9 | 0 | Power-switch output. |
| FAULT | 10 | 0 | Active-low open-drain output, asserted during over-current or overtemperature conditions. |
| PowerPAD™ | PAD | _ | Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PowerPAD to GND pin externally. |



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

| | | MIN | MAX | UNIT |
|---|---------------------|------------|-----------|------|
| | IN, EN, ILIM, FAULT | -0.3 | 7 | V |
| OUT -0.8 7 IN to OUT -7 7 Continuous output current, I _{OUT} OUT Internally limited Continuous FAULT sink current 20 | 7 | V | | |
| | IN to OUT | - 7 | 7 | V |
| Continuous output current, I _{OUT} | OUT | Internally | / limited | mA |
| Continuous FAULT sink current | | | 20 | mA |
| ILIM source current | | Internally | / limited | mA |
| Maximum junction temperature, T _J | | -40 | OTSD2 | °C |
| Storage temperature range, T _{stg} | | -62 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are referenced to GND unless otherwise noted.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---|--|-------|------|
| | Electrostatic Charged device model (CDM | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | |
| V | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | | , |
| V _(ESD) | | System level (contact/air) (3) | ±8000 | V |
| | | System level (contact/air) (5) | | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) Surges per EN61000-4-2, 1999 applied between USB and output ground of the TPS2559EVM-624 Evaluation Module user guide (documentation available on the web.) These were the test levels, not the failure threshold.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|---------------------|--------------------------------------|------|-----|------|
| V _{IN} | Input voltage, IN | 2.5 | 6.5 | V |
| V _{EN} | Input voltage, EN | 0 | 6.5 | V |
| I _{OUT} | Continuous output current of OUT | | 5.5 | Α |
| | Continuous FAULT sink current | | 10 | mA |
| R _(ILIM) | Recommended resistor limit range (1) | 24.9 | 100 | kΩ |
| T _J | Operating junction temperature | -40 | 125 | °C |

(1) $R_{(ILIM)}$ is the resistor from ILIM pin to GND and ILIM pin can be shorted to GND.

Submit Document Feedback



7.4 Thermal Information

| | | TPS2559 | |
|-----------------------|--|------------|------|
| | THERMAL METRIC ⁽¹⁾ | DRC (VSON) | UNIT |
| | | 10 PINS | |
| R _{0JA} | Junction-to-ambient thermal resistance | 40.6 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 45.5 | °C/W |
| R _{0JB} | Junction-to-board thermal resistance | 15.9 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 0.4 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 15.7 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 2.8 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

conditions are $-40^{\circ}\text{C} \le \text{T}_\text{J} \le 125^{\circ}\text{C}$, $2.5 \text{ V} \le \text{V}_\text{IN} \le 6.5 \text{ V}$, $\text{V}_{(\text{EN})} = \text{V}_\text{IN}$, $\text{R}_{(\text{ILIM})} = 49.9 \text{k}\Omega$; positive current are into pins; typical value is at 25°C ; all voltages are with respect to GND (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---|--|------|-------------------|------|------|
| POWER | SWITCH | | | | - | |
| _ | | T _J = 25°C | | 13 | 16 | 0 |
| $R_{DS(on)}$ | Input/output resistance ⁽¹⁾ | -40°C ≤ T _J ≤ 125°C | | | | mΩ |
| ENABLE | E INPUT EN | | ' | | ' | |
| | EN turn-on/off threshold | | 0.66 | | 1.1 | V |
| | Hysteresis | | | 55 ⁽²⁾ | | mV |
| I _(EN) | Input current | V _(EN) = 0 V or V _(EN) = 6.5 V | -1 | | 1 | μΑ |
| CURRE | NT LIMIT | | | | ' | |
| | | R _(ILIM) = 24.9 kΩ | 4490 | 4731 | 4900 | |
| | OUT short-circuit current limit | $R_{(ILIM)} = 44.2 \text{ k}\Omega$ | 2505 | 2665 | 2775 | |
| | | $R_{(ILIM)} = 49.9 \text{ k}\Omega$ | 2215 | 2360 | 2460 | Л |
| los | | R _(ILIM) = 61.9 kΩ | 1780 | 1902 | 1990 | mA |
| | | $R_{(ILIM)} = 100 \text{ k}\Omega$ | 1080 | 1176 | 1245 | |
| | | ILIM pin short to GND (R _(ILIM) = 0) | 5860 | 6650 | 7460 | |
| SUPPLY | CURRENT | | ' | | ' | |
| I _(IN_OFF) | Disabled, IN supply current | V _(EN) = 0 V, no load on OUT | | 0.1 | 2 | μA |
| | Enchlad IN cumply current | $R_{(ILIM)}$ = 100 kΩ, no load on OUT | | 97 | 125 | |
| I _(IN_ON) | Enabled, IN supply current | $R_{(ILIM)}$ = 24.9 k Ω , no load on OUT | | 107 | 135 | μA |
| I _(REV) | Reverse leakage current | V_{OUT} = 6.5 V, V_{IN} = 0 V, T_{J} = 25°C, measure I_{OUT} | | 0.01 | 1 | μA |
| UNDER | VOLTAGE LOCKOUT (UVLO) | | | | ' | |
| V _{UVLO} | IN rising UVLO threshold voltage | | | 2.36 | 2.45 | V |
| | Hysteresis | | | 35 ⁽²⁾ | | mV |
| FAULT | | | ' | | - | |
| V _{OL} | Output low voltage | I _{FAULT} = 1 mA | | | 180 | mV |
| | Off-state leakage | V _{FAULT} = 6.5 V | | | 1 | μA |
| THERM | AL SHUTDOWN | | | | | |
| OTSD2 | Thermal shutdown threshold | | 155 | | | °C |
| OTSD1 | Thermal shutdown threshold in current-limit | | 135 | | | C |

7.5 Electrical Characteristics (continued)

conditions are $-40^{\circ}\text{C} \le \text{T}_\text{J} \le 125^{\circ}\text{C}$, $2.5 \text{ V} \le \text{V}_\text{IN} \le 6.5 \text{ V}$, $\text{V}_{(\text{EN})} = \text{V}_\text{IN}$, $\text{R}_{(\text{ILIM})} = 49.9 \text{k}\Omega$; positive current are into pins; typical value is at 25°C; all voltages are with respect to GND (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------|-----------------|-----|--------|-----|------|
| Hysteresis | | | 20 (2) | | |

- (1) Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account separately.
- (2) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

7.6 Timing Requirements

conditions are $-40^{\circ}\text{C} \le \text{T}_{\text{J}} = \le 125^{\circ}\text{C}$, $2.5 \text{ V} \le \text{V}_{\text{IN}} \le 6.5 \text{ V}$, $\text{V}_{(\text{EN})} = \text{V}_{\text{IN}}$, $\text{R}_{(\text{ILIM})} = 49.9 \text{k}\Omega$; positive current are into pins; typical value is at 25°C; all voltages are with respect to GND (unless otherwise noted)

| | PARAMETER | Т | EST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--|---|--|------|--------------------|-----|------|
| POW | ER SWITCH | | | | | | |
| | OUT valtage rice time | V _{IN} = 6.5 V | | 2.6 | 3.65 | 5.2 | |
| t _r | OUT voltage rise time | V _{IN} = 2.5 V | $C_L = 1 \ \mu\text{F}, \ R_L = 100 \ \Omega, \ \text{see Figure 7-2}$ | 3.9 | | | |
| +. | OUT voltage fall time | V _{IN} = 6.5 V | - C _L = 1 μr, R _L = 100 Ω, see Figure 7-2 | 0.7 | 0.95 | 1.3 | ms |
| t _f | OOT voitage fail time | V _{IN} = 2.5 V | 0.7 | 0.78 | 1.04 | | |
| ENA | BLE INPUT EN | | | | | | |
| t _{on} | OUT voltage turn-on time | C = 1 1/5 B = 100 C |) and Figure 7.2 | | | 15 | mo |
| t _{off} | OUT voltage turn-off time | - C _L - 1 με, κ _L - 100 Ω | = 1 μ F, R _L = 100 Ω , see Figure 7-3 | | | 8 | ms |
| CUR | RENT LIMIT | , | | | | | |
| t _{IOS} | Short-circuit response time ⁽¹⁾ | V _{IN} = 5 V, R _{SHORT} = 5 | i0 mΩ, see Figure 7-4 | | 3.5 ⁽¹⁾ | | μs |
| FAUL | Ī | | | | | | |
| | FAULT deglitch | FAULT assertion or d condition | e-assertion resulting from overcurrent | 6 | 9.5 | 13 | ms |

⁽¹⁾ This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.

Product Folder Links: TPS2559



7.7 Timing Diagrams




Figure 7-1. Output Rise/Fall Time Test Load




Figure 7-2. Power-On and Off Timing




Figure 7-3. Enable Timing, Active High Enable




Figure 7-4. Output Short-Circuit Parameters



7.8 Typical Characteristics




Figure 7-5. Undervoltage Lockout (UVLO) vs Temperature




Figure 7-6. Supply Current, Output Disabled (I_{IN_OFF}) vs Temperature




Figure 7-7. Supply Current, Output Enabled ($I_{\rm IN_ON}$) vs Temperature




Figure 7-8. Supply Current, Output Enabled ($I_{\rm IN_ON}$) vs Temperature




Figure 7-9. Reverse Leakage Current (I_{REV}) vs Temperature





Figure 7-10. Input/Output Resistance (R_{DS(on)}) vs Temperature

7.8 Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The TPS2559 is a current-limited, power-distribution switch using N-channel MOSFETs for applications where short circuits or heavy capacitive loads will be encountered. This device allows the user to program the current-limit via an external resistor and the maximum continuous output current up to 5.5 A. This device incorporates an internal charge pump and the gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. The TPS2559 limits the output current to the programmed current-limit threshold IOS during an overcurrent or short-circuit event by reducing the charge pump voltage driving the N-channel MOSFET and operating it in the linear range of operation. The result of limiting the output current to IOS reduces the output voltage at OUT because N-channel MOSFET is no longer fully enhanced.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Thermal Sense

The TPS2559 self protects by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. The TPS2559 device operates in constant-current mode during an over-current condition, which increases the voltage drop across power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an over-current condition. The first thermal sensor (OTSD1) turns off the power switch when the die temperature exceeds 135°C (min) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C.

The TPS2559 also has a second ambient thermal sensor (OTSD2). The ambient thermal sensor turns off the power switch when the die temperature exceeds 155°C (min) regardless of whether the power switch is in current limit and will turn on the power switch after the device has cooled approximately 20°C. The TPS2559 continues to cycle off and on until the fault is removed.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

8.3.2 Overcurrent Protection

The TPS2559 responds to overcurrent conditions by limiting their output current to IOS. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by ($I_{OS} \times R_{LOAD}$). Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS2559 ramps the output current to I_{OS} . The TPS2559 limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle (see Figure 9-9).

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time t_{IOS} (see Figure 7-4). The response speed and shape will vary with the overload level, input circuit, and rate of application. The current-limit response will vary between simply settling to I_{OS} , or turnoff and controlled return to IOS. Similar to the previous case, the TPS2559 limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

The TPS2559 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C (typ) and then restarts. The TPS2559 cycles on/off until the overload is removed (see Figure 9-10).

8.3.3 FAULT Response

The FAULT open-drain output is asserted (active low) during an over-current or over-temperature condition. The TPS2559 asserts the FAULT signal until the fault condition is removed and the device resumes normal operation. The TPS2559 is designed to eliminate false FAULT reporting by using an internal delay "deglitch" circuit for over-current (9-ms typ.) conditions without the need for external circuitry. This ensures that FAULT is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limit induced fault conditions. The FAULT signal is not deglitched when the MOSFET is disabled due to an over-temperature condition but is deglitched after the device has cooled and begins to turn on. This unidirectional deglitch prevents FAULT oscillation during an over-temperature event.

8.4 Device Functional Modes

8.4.1 Operation with V_{IN} Undervoltage Lockout (UVLO) Control

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage droop during turn on.

8.4.2 Operation with EN Control

The logic enable controls the power switch and device supply current. The supply current is reduced to less than 2-µA when a logic low is present on EN. A logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS2559 current limited power switch uses N-channel MOSFETs in applications requiring up to 5.5 A of continuous load current. The device enters constant-current mode when the load exceeds the current limit threshold.

The TPS2559 power switch is used to protect the up-stream power supply when the output is overloaded.

9.2 Typical Application




Figure 9-1. Typical TPS2559 Power Switch

Use the I_{OS} in the *Electrical Characteristics* table or I_{OS} in Equation 1 to select the R_{ILIM}.

9.2.1 Design Requirements

Table 9-1 lists the input parameters for this design example.

Table 9-1. Design Requirements

| DESIGN PARAMETERS | EXAMPLE VALUE |
|-------------------------|---------------|
| Input operation voltage | 5 V |
| Rating current | 3 A or 4.5 A |
| Minimum current limit | 3 A |
| Maximum current limit | 5 A |

When choosing a power switch, there are several general steps:

- 1. Determine what is the power rail, 3.3 V or 5 V, and then choose the operation range of the power switch that can cover the power rail voltage range.
- Determine what is the normal operation current. For example, the maximum allowable current drawn by
 portable equipment for a USB 2.0 port is 500 mA, so the normal operation current is 500 mA and the
 minimum current limit of power switch must exceed 500 mA to avoid false trigger during normal operation.
- 3. Determine what is the maximum allowable current provided by up-stream power, and then decide the maximum current limit of the power switch that must lower it to ensure the power switch can protect the up-stream power when an overload is encountered at the output of the power switch.

Product Folder Links: TPS2559

Note

Choosing power switch with tighter current limit tolerance can loosen the up-stream power-supply design.

9.2.2 Detailed Design Procedure

9.2.2.1 Step-by-Step Design Procedure

To begin the design process a few parameters must be decided upon. The designer must know the following:

- Normal input operation voltage
- · Rating current
- · Minimum current limit
- Maximum current limit

9.2.2.2 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a 0.1µF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage undershoot from exceeding the UVLO of other load share one power rail with TPS2559 or overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply.

Output capacitance is not required, but placing a high-value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output to reduce the undershoot, which caused by the inductance of the output power bus just after a short has occurred and the TPS2559 has abruptly reduced OUT current. Energy stored in the inductance will drive the OUT voltage down and potentially negative as it discharges.

9.2.2.3 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable via an external resistor. The TPS2559 uses an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for $R_{(ILIM)}$ is 24.9 k $\Omega \le R_{(ILIM)} \le 100$ k Ω to ensure stability of the internal regulation loop.

When ILIM pin short to GND (single point failure), maximum current limit is less than 8 A over temperature and process variation.

Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for $R_{(ILIM)}$. The equations and the graph below can be used to estimate the minimum and maximum variation of the current-limit threshold for a predefined resistor value within $R_{(ILIM)}$ is $24.9 \text{ k}\Omega \leq R_{(ILIM)} \leq 100 \text{ k}\Omega$. This variation is an approximation only and does not take into account, for example, the resistor tolerance. For examples of more-precise variation of I_{OS} refer to the current-limit section of the *Electrical Characteristics* table.

$$\begin{split} I_{OSmax}(mA) &= \frac{121635 \text{ V}}{R_{(ILIM)}^{1.0013} k\Omega} + 36\\ I_{OSnom}(mA) &= \frac{118079 \text{ V}}{R_{(ILIM)}^{1.0008} k\Omega}\\ I_{OSmin}(mA) &= \frac{113325 \text{ V}}{R_{(ILIM)}^{1.0010} k\Omega} - 47 \end{split}$$

(1)



$24.9 \text{ k}\Omega \leq R_{\text{(ILIM)}} \leq 100 \text{ k}\Omega$




Figure 9-2. Current-Limit vs R(ILIM)

9.2.2.4 Design Above a Minimum Current Limit

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 3 A must be delivered to the load so that the minimum desired current-limit threshold is 3000 mA. Use the I os equations and Figure 9-2 to select R_(ILIM).

$$\begin{split} I_{OSmin}(mA) &= 3000 \text{ mA} \\ I_{OSmin}(mA) &= \frac{113325 \text{ V}}{R_{(ILIM)}^{1.0010} k\Omega} - 47 \\ R_{(ILIM)}(k\Omega) &= \left(\frac{113325}{I_{OS(min)} + 47}\right)^{\frac{1}{1.0010}} = \left(\frac{113325}{3000 + 47}\right)^{\frac{1}{1.0010}} = 37.06 \text{ k}\Omega \end{split}$$

Select the closest 1% resistor less than the calculated value: $R_{(ILIM)}$ = 36.5 k Ω . This sets the minimum current-limit threshold at 3016 A.

$$I_{OSmin}(mA) = \frac{113325 \text{ V}}{R_{(ILIM)}^{1.0010} k\Omega} - 47 = \frac{113325}{\left(36.5 \times 1.01\right)^{1.0010}} - 47 = 3016 \text{ mA}$$
(3)

Use the I_{OS} equations, Figure 9-2, and the previously calculated value for $R_{(ILIM)}$ to calculate the maximum resulting current-limit threshold.

$$I_{OSmax}(mA) = \frac{121635}{R_{(ILIM)}^{1.0013}} + 36 = \frac{121635}{(36.5 \times 0.99)^{1.0013}} + 36 = 3387 \text{ mA}$$
(4)

The resulting maximum current-limit threshold minimum is 3016 mA and maximum is 3387 mA with a 36.5 k Ω ± 1%.

9.2.2.5 Design Below a Maximum Current Limit

Some applications require that current limiting must occur below a certain threshold. For this example, assume that 5A must be delivered to the load so that the minimum desired current-limit threshold is 5000 mA. Use the I $_{OS}$ equations and Figure 9-2 to select $R_{(ILIM)}$.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



$$I_{OSmax}(mA) = 5000 \text{ mA}$$

$$I_{OSmax}(mA) = \frac{121635}{R_{(ILIM)}^{1.0013} k\Omega} + 36$$

$$R_{(ILIM)}(k\Omega) = \left(\frac{121635}{I_{OS(max)}}\right)^{\frac{1}{1.0013}} = \left(\frac{121635}{5000 - 36}\right)^{\frac{1}{1.0013}} = 24.4 \text{ k}\Omega$$
(5)

Select the closest 1% resistor less than the calculated value: R_{ILIM} = 24.9 k Ω . This sets the maximum current-limit threshold at 4950 A.

$$I_{OSmax}(mA) = \frac{121635}{R_{(ILIM)}^{1.0013}k\Omega} + 36 = \frac{121635}{\left(24.9 \times 0.99\right)^{1.0013}} + 36 = 4950 \text{ mA}$$
(6)

Use the I_{OS} equations, Figure 9-2, and the previously calculated value for $R_{(ILIM)}$ to calculate the minimum resulting current-limit threshold.

$$I_{OSmin}(mA) = \frac{113325}{R_{(ILIM)}^{1.0010}} - 47 = \frac{113325}{(24.9 \times 1.01)^{1.0010}} - 47 = 4445 \text{ mA}$$
(7)

The resulting minimum current-limit threshold minimum is 4445 mA and maximum is 4950 mA with a 24.9 k Ω ± 1%.

9.2.2.6 Accounting for Resistor Tolerance

The previous sections described the selection of R $_{(ILIM)}$ given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS2559 is bounded by an upper and lower tolerance centered on a nominal resistance. The additional R $_{ILIM}$ resistance tolerance directly affects the current-limit threshold accuracy at a system level. Table 9-2 lists a process that accounts for worst-case resistor tolerance assuming 1% resistor values.

Step one follows the selection process outlined in the application examples above.

Step two determines the upper and lower resistance bounds of the selected resistor.

Step three uses the upper and lower resistor bounds in the IOS equations to calculate the threshold limits.

It is important to use tighter tolerance resistors, that is, 0.5% or 0.1%, when precision current limiting is desired.

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback



Table 9-2. Common R_(ILIM) Resistor Selections

| DESIRED NOMINAL | IDEAL | CLOSEST 1% | RESISTOR | TOLERANCE | ACTUAL LIMITS | | | |
|-----------------------|------------------|------------------|----------------|-----------------|-----------------------------|-----------------------------|-----------------------------|--|
| CURRENT LIMIT (mA) | RESISTOR (kΩ) | RESISTOR (kΩ) | 1% LOW (kΩ) | 1% HIGH (kΩ) | I _{OS} MIN (mA) | I _{OS} NOM (mA) | I _{OS} MAX (mA) | |
| 1250 | 94.1 | 93.1 | 92.2 | 94 | 1153 | 1264 | 1348 | |
| 1500 | 78.4 | 78.7 | 77.9 | 79.5 | 1372 | 1495 | 1588 | |
| 1750 | 67.2 | 66.5 | 65.8 | 67.2 | 1633 | 1770 | 1874 | |
| 2000 | 58.8 | 59 | 58.4 | 59.6 | 1847 | 1995 | 2107 | |
| 2250 | 52.3 | 52.3 | 51.8 | 52.8 | 2090 | 2551 | 2373 | |
| 2500 | 47.1 | 47.5 | 47 | 48 | 2306 | 2478 | 2610 | |
| 2750 | 42.8 | 43.2 | 42.8 | 43.6 | 2541 | 2725 | 2866 | |
| 3000 | 39.2 | 39.2 | 38.8 | 39.6 | 2805 | 3003 | 3155 | |
| 3250 | 36.2 | 36.5 | 36.1 | 36.9 | 3016 | 3226 | 3386 | |
| 3500 | 33.6 | 34 | 33.7 | 34.3 | 3241 | 3463 | 3633 | |
| 3750 | 31.4 | 31.6 | 31.3 | 31.9 | 3491 | 3726 | 3907 | |
| 4000 | 29.4 | 29.4 | 29.1 | 29.7 | 3757 | 4005 | 4197 | |
| 4250 | 27.7 | 28 | 27.7 | 28.3 | 3947 | 4206 | 4405 | |
| 4500 | 26.1 | 26.1 | 25.8 | 26.4 | 4238 | 4512 | 4724 | |
| 4750 | 24.8 | 24.9 | 24.7 | 25.1 | 4445 | 4730 | 4950 | |

9.2.2.7 Power Dissipation and Junction Temperature

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

$$P_D = r_{DS(on)} \times I_{OUT}^2$$

Where:

P_D = Total power dissipation (W)

 $r_{DS(on)}$ = Power switch on-resistance (Ω)

I_{OUT} = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times \theta_{JA} + T_A$$

Where:

 T_A = Ambient temperature (°C)

 θ_{JA} = Thermal resistance (°C/W)

P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined" $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance θ_{JA} and thermal resistance is highly dependent on the individual package and board layout.

9.2.2.8 Auto-Retry

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, \overline{FAULT} pulls low EN. The part is disabled when EN is pulled below the turn-off threshold, and \overline{FAULT} goes high impedance allowing $C_{(RETRY)}$ to begin charging. The part re-enables when the voltage on EN reaches the turn-on threshold. The part will continue to cycle in this manner until the fault condition is removed. The auto-retry cycling time is determined by the resistor/capacitor time constant, TPS2559 turn on time and \overline{FAULT} deglitch time (see Figure 9-13).




Figure 9-3. Auto-Retry Circuit

Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. Figure 9-4 shows how an external logic signal can drive EN through R (FAULT) and maintain auto-retry functionality. The resistor, capacitor time constant determines the auto-retry time-out period.




Figure 9-4. Auto-Retry Circuit with External EN Signal

See the *A Power-Distribution Switch With Latched OvercurrentProtection* application report for how to implement latch-off.



9.2.2.9 Two-Level Current-Limit

Some applications require different current-limit thresholds depending on external system conditions. Figure 9-5 shows an implementation for an externally-controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see the *Programming the Current-Limit Threshold* section). A logic-level input enables/disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND (see Figure 9-14 and Figure 9-15). Additional MOSFET/resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

Note

ILIM must never be driven directly with an external signal.





Figure 9-5. Two-Level Current-Limit Circuit


Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

9.2.3 Application Curves







10 Power Supply Recommendations

Design of the devices is for operation from an input voltage supply range of 2.5 V to 6.5 V. The current capability of the power supply should exceed the maximum current limit of the power switch.



11 Layout

11.1 Layout Guidelines

- Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low-inductance trace.
- Placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin is recommended when large transient currents are expected on the output.
- The traces routing the R_{ILIM} resistor to the device should be as short as possible to reduce parasitic effects on the current limit accuracy.
- The PowerPAD should be directly connected to PCB ground plane using wide and short copper trace.

11.2 Layout Example




Figure 11-1. TPS2559 Board Layout



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS2559



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| TPS2559DRCR | ACTIVE | VSON | DRC | 10 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 2559 | Samples |
| TPS2559DRCT | ACTIVE | VSON | DRC | 10 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 2559 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

OTHER QUALIFIED VERSIONS OF TPS2559:

Automotive: TPS2559-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS2559DRCR | VSON | DRC | 10 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS2559DRCT | VSON | DRC | 10 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

www.ti.com 20-Apr-2023




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS2559DRCR | VSON | DRC | 10 | 3000 | 346.0 | 346.0 | 33.0 |
| TPS2559DRCT | VSON | DRC | 10 | 250 | 210.0 | 185.0 | 35.0 |

3 x 3, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated