

Photocouplers Infrared LED & Photo IC

TLP5212

1. Applications

- IGBT Gate Drivers
- MOSFET Gate Drivers
- Industrial Inverters
- AC Servos
- Photovoltaic (PV) Power Conditioning Systems
- Air Conditioner Inverters

2. General

The TLP5212 is a highly integrated 2.5 A output current IGBT gate drive photocoupler housed in a long creepage and clearance SO16L package.

The TLP5212, a smart gate driver photocoupler, includes functions of IGBT desaturation detection, isolated fault status feedback, soft gate turn-off, active Miller cramping and under voltage lockout (UVLO).

The TLP5212 consists two infrared light-emitting diodes (LEDs) and two high-gain and high-speed Light-receiving IC chips. They realize the control of output current and the feedback function of the fault signal with electrical isolation between a primary side and secondary side.

3. Features

(1) Peak output current $: \pm 2.5 \text{ A (max)}$ (2) Guaranteed performance over temperature : - 40 to 110 ℃ (3) Power supply voltage : 15 V to 30 V (4) Threshold input current : 6 mA (max) (5) Supply current : 5 mA (max) (6) Propagation delay time : 250 ns (max) (7) DESAT leading edge blanking time : 1.27 µs (typ) (8) Common-mode transient immunity $\pm 25 \text{ kV/}\mu\text{s} \text{ (min)}$ (9) Isolation voltage : 5000 Vrms (min)

(10) Safety standards

UL approved: UL1577, File No. E67349

cUL approved : CSA Component Acceptance Service No.5A File No. E67349

VDE approved : EN60747-5-5 (Note 1)

CQC approved : GB4943.1, GB8898 Japan Factory



仅适用干海拔 2000m 以下地区安全使用


Note 1: When a VDE approved type is needed, please designate the Option (D4).

Start of commercial production

2022-04



4. Packaging and Pin Assignment




4.1. Pin Description

Pin No.	Symbol	Description
1	Vs	Input side ground
2	Vcc1	Positive input supply voltage. (2.7 V to 5.5 V)
3	FAULT	Fault output
4	Vs	Input side ground
5	CATHODE	Input side LED Cathode
6	ANODE	Input side LED Anode
7	ANODE	Input side LED Anode
8	CATHODE	Input side LED Cathode
9	VEE	Negative output supply voltage
10	VCLAMP	Miller current clamp
11	Vout	Gate drive voltage output
12	VEE	Negative output supply voltage
13	Vcc2	Positive output supply voltage
14	DESAT	Desaturation voltage input
15	VLED	Not connect, for testing only
16	VE	Common (IGBT emitter) output supply voltage.



5. Internal Circuit (Note)



Note : Bypass capacitors (1 μ F) must be connected between pin 13 (V_{CC2}) and 16 (V_E) to stabilize the operation of the high gain linear amplifier. When $V_E - V_{EE} > 0$ V (with negative gate drive), another bypass capacitor (1 μ F) must be connected between pin 9 or 12 (V_{EE}) and 16 (V_E). Failure to provide the bypassing may impair the switching property. The total lead length between each capacitor and the coupler should not exceed 1 cm.

6. Principle of Operation

6.1. Truth Table

Input Current I _F	Under Voltage Lock Out UVLO (V _{CC2} - V _E)	Over current protection DESAT (Pin14 input)	Feedback function FAULT (Pin3 output)	IGBT Gate voltage V _{OUT}
ON	Active (< V _{UVLO} -)	Not Active	High	Low
ON	Not Active (> V _{UVLO} ⁺)	Active (with DESAT fault)	Low (FAULT)	Low
ON	Not Active (> V _{UVLO} ⁺)	Active (no DESAT fault)	High	High
OFF	Active (< V _{UVLO} -)	Not Active	High	Low
OFF	Not Active (> V _{UVLO} ⁺)	Not Active	High	Low

6.2. Mechanical Parameters

Characteristics	Dimensions	Unit
Creepage distances	8.0 (min)	
Clearance distances	6.0 (11111)	mm
Internal isolation thickness	0.4 (min)	



7. Absolute Maximum Ratings (Note) (Unless otherwise specified, $Ta = 25 \text{ }^{\circ}\text{C}$)

	Characte	ristics	Symbol	Note	RATING	Unit
	LED Input forward current		I _F		25	mA
	LED Input forward current de	erating (Ta ≥ 90°C)	$\Delta I_{F}/\Delta Ta$		-0.65	mA/°C
	Peak transient input LED forv	vard current	I _{FPT}	Note 1	1	Α
LED &	LED Reverse input voltage		V _R		5	٧
Feedback (controller	FAULT feedback IC supply vo	ltage	V _{CC1}		-0.5 to 7	V
side)	FAULT feedback output curre	nt	I FAULT		8	mA
	FAULT feedback output volta	ge	∨ FAULT		-0.5 to V _{CC1}	٧
	Input LED power dissipation		P_{D}		60	mW
	Input LED power dissipation	derating (Ta ≥ 90°C)	Δ P _D /ΔTa		-1.9	mW/°C
	Peak high-level output current	Ta = −40 to 110 °C	I_{OPH}	Note 2 Note 3	-2.5	А
	Peak low-level output current	1a = -40 to 110 C	I_{OPL}		+2.5	А
	Total output side supply volta	age	(V _{CC2} -V _{EE})		-0.5 to 35	٧
Output	Negative output side supply	/oltage	(V_E-V_{EE})		-0.5 to 15	٧
(gate	Positive output side supply vo	oltage	$(V_{CC2}-V_E)$		-0.5 to 35 - (V _E -V _{EE})	٧
Driver side)	Output voltage		V_{OUT}		V _{EE} to V _{CC2}	٧
side)	Peak power device gate clam	ping sinking current	I_{Clamp}		2.5	Α
	Miller clamping pin voltage		V_{Clamp}		V_{EE} to V_{CC2}	V
	DESAT pin voltage		V_{DESAT}		V_E to $V_E + 10$	V
	Output gate drive IC power of	lissipation	PO	Note 3	600	mW
	P _O derating	(Ta ≥90°C)	Δ P _O /ΔTa	Note 3	-13.0	mW/°C
Common	Operating temperature range	T _{opr}		-40 ~ 110	°C	
	Storage temperature range		T _{stg}		-55 ~ 125	°C
	Lead soldering temperature (10 s)	T _{sol}	Note 4	260	°C
	Isolation voltage (AC, 60 s, R	x.H. ≤ 60%)	BV _S	Note 5	5000	Vrms

Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc.)

- Note 1: Pulse width $\leq 1~\mu s$, 300 pps
- Note 2: Exponential waveform. Pulse width \leq 0.28 $\mu s,\,f$ \leq 25 kHz, V_{CC2} = 15 to 30 V
- Note 3: Mounting on a substrate designated in accordance with JEDEC JESD51-7.
- Note 4: For the effective lead soldering area.
- Note 5: This device considered a two-terminal device: All pins on the LED side are shorted together, and all pins on the photodetector side are shorted together.



8. Recommended Operation Conditions (Note)

Characteristics	Symbol	Note	Min	Max	Unit
Total output side supply voltage	(V _{CC2} - V _{EE})	Note 1 Note 2	15	30	٧
Negative output side supply voltage	(V _E - V _{EE})	Note 1 Note 3	0	15	V
Positive output side supply voltage	(V _{CC2} - V _E)	Note 1 Note 2	15	30 - (V _E - V _{EE})	V
FAULT feedback IC supply voltage	V _{CC1}		2.7	5.5	V
LED Input on-state current	I _{F(ON)}	Note 4	7.5	12	mA
LED Input off-state voltage	V _{F(OFF)}		0	0.8	٧

- Note: The recommended operating conditions are given as a design guide necessary to obtain the intended performances of the device. Each parameter is an independent value. When creating a system design using this device, the electrical characteristics specified in this datasheet should also be considered.
- Note 1: If the rising slopes of V_{CC2} and V_{EE} are so steep, the internal circuit operation may not be stable. In that case, please design the slopes to be 0.5 V/µs or less.
- Note 2: 15 V is the recommended minimum operating positive supply voltage (V_{CC2} V_E) to ensure adequate margin in excess of the maximum V_{UVLO+} threshold of 12.5V.
- Note 3: This supply is optional. Required only when negative gate drive is implemented.
- Note 4: The rise and fall times of the input on-current should be less than 500 μ s.



9. Electrical Characteristics (Note)

(Unless otherwise specified, Ta = - 40 to 110 °C, V_{CC2} - V_{EE} = 15 to 30 V, V_E - V_{EE} = 0 V)

				, 001 11				
Characteristics	Symbol	Note	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input forward voltage	V _F			I_F = 10 mA, Ta = 25 $^{\circ}$ C	1.48	1.67	1.93	V
Input reverse current	I_R			V _R = 5 V, Ta = 25 ℃	=	_	10	μΑ
Input capacitance (between Pin 7 to 8)	C _t			V = 0 V, f = 1 MHz, Ta = 25 ℃	_	20	-	pF
FAULT low level output	\/==			I FAULT = 1.1 mA, $V_{CC1} = 5.5 \text{ V}$	=	0.1	0.4	V
voltage	VFAULTL			I FAULT = 1.1 mA, V _{CC1} = 2.7 V	_	0.1	0.4	V
FAULT high level output	I FAULTH			$V_{\overline{FAULT}} = V_{CC1} = 5.5 \text{ V}, \text{ Ta} = 25 ^{\circ}\text{C}$	_	0.02	0.5	μA
current	1 FAULIH			$V_{\overline{FAULT}} = V_{CC1} = 2.7 \text{ V, Ta} = 25 ^{\circ}\text{C}$	_	0.002	0.3	μΑ
High level output current	I _{OPH}	Note 1	13.1.1	$V_{OUT} = V_{CC2} - 4 V$	_	-2.9	-2.0	А
Low level output current	I _{OPL}	Note 1	13.1.2	$V_{OUT} = V_{EE} + 2.5 V$	2.0	3.1	-	A
Low level output current during fault condition	I _{OLF}			V _{OUT} - V _{EE} = 14 V	90	180	230	mA
High level output voltage	V _{OH}		13.1.3	I _{OUT} = - 650 μA	V _{CC2} - 2.9	V _{CC2} - 1.6	-	
Low level output voltage	V _{OL}		13.1.4	I _{OUT} = 100 mA	-	0.12	0.5	٧
Clamp pin threshold voltage	V _{tClamp}			I _{CL} = 100 mA	_	2.3	-	
Clamp low level sinking current	I _{CL}			$V_{Clamp} = V_{EE} + 2.5 V$	0.35	2.4	_	Α
High level supply current	I _{CC2H}		13.1.5	I _F = 10 mA	-	3.2	5	
Low level supply current	I _{CC2L}		13.1.6	$I_F = 0 \text{ mA}$	-	2.5	5	
Blanking capacitor charging current	I _{CHG}		13.1.7	I _F = 10 mA, V _{DESAT} = 2 V	-0.33	-0.26	-0.13	mA
Blanking capacitor discharging current	I _{DSCHG}		13.1.8	V _{DESAT} = 7 V	10	28.5	-	
DESAT threshold voltage	V _{DESAT}			$I_F = 10 \text{ mA}, I_{DESAT} > 0$	6.0	6.6	7.5	
LIVII O throughold walt-	V _{UVLO} ⁺		13.1.9	I _F = 10 mA, V _{OUT} > 5 V	10.5	11.4	12.5	V
UVLO threshold voltage	V _{UVLO} -		13.1.9	I _F = 10 mA, V _{OUT} < 5 V	9.2	10.0	11.1	\ \
UVLO hysteresis	UVLO _{HYS}			(V _{UVLO+} - V _{UVLO-})	0.4	1.4	-]
Threshold input current (L/H)	I _{FLH}		13.1.10	V _{CC2} = 30 V, V _{OUT} > 5 V	_	0.96	6	mA
Threshold input voltage (H/L)	V _{FHL}			V _{CC2} = 30 V, V _{OUT} < 5 V	0.8	-	-	٧

Note : All typical values are at $T_a=25~$ $^{\circ}$ C. Note 1: I_O application time $\leq 10~$ μs , single pulse

10. Isolation Characteristics (Unless otherwise specified, Ta = 25 °C)

Characteristics	Symbol	Note	Test conditions	Min	Тур.	Max	Unit
Total capacitance (input to output)	CS	Note 1	V _S = 0 V, f = 1 MHz	1	1.0	ı	pF
Isolation resistance	R _S	Note 1	$V_S = 500 \text{ V, R.H.} \le 60 \%$	10 ¹²	10 ¹⁴	-	Ω
Isolation voltage	BV _S	Note 1	AC, 60 s	5000	_	-	Vrms

Note 1: This device considered a two-terminal device: All pins on the LED side are shorted together, and all pin on the Output side are shorted together.



11. Switching Characteristics (Note)

(Unless otherwise specified, Ta = - 40 to 110 °C, V_{CC2} - V_{EE} = 15 to 30 V, V_E - V_{EE} = 0 V)

Characteristic	cs	Symbol	Note	Test Circuit	Condi	tion	Min	Тур.	Max	Unit
Propagation	L→H	t _{pLH}				$I_F = 0 \rightarrow 10 \text{ mA}$	100	167	250	
delay time	H→L	t _{pHL}	Note 1			$I_F = 10 \rightarrow 0 \text{ mA}$	100	170	250	
Pulse width distor	tion	t _{pHL} -t _{pLH}			$R_g = 10 \Omega$, $C_q = 10 nF$,		_	3	50	
Propagation delay (device to device)	skew	t _{psk}	Note 1 Note 2	13.1. 11	$V_{CC2} = 30 \text{ V}$ f = 10 kHz,	I _F = 10 ↔ 0 mA	-150	1	150	ns
Output rise time (10-90 %)		t _r	Note 1		duty = 50 %	$I_F = 0 \rightarrow 10 \text{ mA}$		57	ı	
Output fall time (90-10 %)		t _f	Note 1			$I_F = 10 \rightarrow 0 \text{ mA}$	-	56	ı	
DESAT Sense to 9 V _{OUT} Delay	0%	t _{DESAT} (90%)					-	147	500	ns
DESAT Sense to 1 V _{OUT} Delay	0%	t _{DESAT(10%)}			$C_{DESAT} = 100 \text{ pF}$		-	2	3	-16
DESAT leading education blanking time	ge	t _{DESAT(LEB)}			$R_g = 10 \Omega,$ $C_g = 10 nF,$ $V_{CC2} = 30 V$		-	1.27	-	μs
DESAT filter time		t _{DESAT} (FILTER)			V _{CC2} = 30 V		-	95	I	
DESAT Sense to D Low Propagation [t _{DESAT(LOW)}					-	172	1	ns
DESAT Sense to L		L		13.1. 12	$C_{DESAT} = 100 \text{ pF},$ $R_g = 10 \Omega,$ $C_a = 10 \text{ nF},$	C_F = Open, R_F = 2.1 k Ω	-	343	500	
Level FAULT Signa Delay	31	t _{DESAT} (FAULT)			$V_{CC2} = 30 \text{ V},$ $V_{CC1} = 5 \text{ V}$	$C_F = 1 \text{ nF},$ $R_F = 2.1 \text{ k}\Omega$	-	644	1	ns
DESAT Input Mute	9	t _{DESAT(MUTE)}					5	-	ı	
RESET to High Lev	vel				$C_{DESAT} = 100 \text{ pF},$ $R_g = 10 \Omega,$	$V_{CC1} = 5.5 \text{ V},$ $R_F = 2.1 \text{ k}\Omega$	0.1	0.63	2.5	μs
FAULT Signal Dela	ny	t _{RESET} (FAULT)			$C_g = 10 \text{ nF},$ $V_{CC2} = 30 \text{ V}$	$V_{CC1} = 3.3 \text{ V},$ $R_F = 2.1 \text{ k}\Omega$	0.1	0.65	2.5	
Output High Level		CNA	Note 2	13.1.	Ta = 25 ℃ ,	$I_F = 10 \text{ mA},$ $C_F = 15 \text{ pF}$	±25	±40	-	
Common Mode Transient Immuni	ty	CM _H	Note 3	13, 13.1. 14,	$V_{CM} = 1500 V_{P-P},$ $V_{CC2} = 30 V,$	$C_F = 1 nF$	±50	±100	-	10//00
Output Low Level Common Mode		CM _L	Note 4	13.1. 15, 13.1.	$R_F = 2.1 \text{ k}\Omega,$ $R_g = 10 \Omega,$	$V_F = 0 V$, $C_F = 15 pF$	±25	±40	_	kV/µs
Transient Immuni	ty	CIYL	NOTE 4	16	$C_g = 10 \text{ nF}$	$V_F = 0 V,$ $C_F = 1 nF$	±50	±100	_	

Note: All typical values are at $T_a = 25$ °C. C_F is approximately 15 pF which includes probe and stray wiring capacitance.

Note 1: Input signal: f = 10 kHz, duty = 50 %, tr = tf = 5 ns or less

Note 2: The propagation delay skew, t_{psk} , is equal to the magnitude of the worst-case difference in t_{phl} and/or t_{plh} that will be seen between units at the same given conditions (supply voltage, input current, temperature, etc).

Note 3: Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in the high state ($V_{OUT} > 23 \text{ V}$, $V_{FAULT} > 3 \text{ V}$).

Note 4: Common mode transient immunity in the low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a low state ($V_{OUT} < 1 \text{ V}$, $V_{FAULT} < 2 \text{ V}$).



12. Application Information




Fig 12.1 Recommended application circuit with positive gate drive, desaturation detection and active Miller Clamp




Fig 12.2 Recommended application circuit with negative gate drive, external booster transistors and desaturation detection

Note : Bypass capacitors (1 μ F) must be connected between pin 13 (V_{CC2}) and 16 (V_E) to stabilize the operation of the high gain linear amplifier. When $V_E - V_{EE} > 0$ V (with negative gate drive), another bypass capacitor (1 μ F) must be connected between pin 9 or 12 (V_{EE}) and 16 (V_E). Failure to provide the bypassing may impair the switching property. The total lead length between each capacitor and the coupler should not exceed 1 cm.


Refer to the connection of pin 14 and pin 16 for a desaturation detection function. The desaturation diode D_{DESAT} 600V / 1200V fast recovery type and capacitor C_{BLANK} are external components required for fault detection circuits. Also, select a resistance R_{DESAT} of 500 ohms or more for protection of DESAT pin 14. For details, refer to the application note "Smart Gate Driver Coupler Tips for Designing DESAT Detection Circuits".

- * : Zener diode for DESAT pin protection. CUZ8V2 is recommended.
- * * : Schottky diode for DESAT false detection prevention. CUS05F30 is recommended.



13. Reference Drawings

13.1. Test Circuits



* : The direction of the arrow indicates the actual current direction.

Fig. 13.1.1 IOPH Test Circuit





Fig. 13.1.2 IOPL Test Circuit



* : The direction of the arrow indicates the actual current direction.

Fig. 13.1.3 V_{OH} Test Circuit





Fig. 13.1.4 V_{OL} Test Circuit





9





Fig. 13.1.6 I_{CC2L} Test Circuit





* : It operates as a constant current circuit. The direction of the arrow indicates the actual current direction.

Fig. 13.1.7 I_{CHG} Test Circuit






Fig. 13.1.9 V_{UVLO} Test Circuit





P.G: Pulse Generator

 $t_{\text{pLH}}, t_{\text{pHL}}, t_{\text{r}}, t_{\text{f}}, |t_{\text{pHL}}-t_{\text{pLH}}|$ Test Circuit Fig 13.1.11




Fig. 13.1.8 I_{DSCHG} Test Circuit






Fig. 13.1.10 I_{FLH} Test Circuit




 I_F = 10 mA (P.G) (f = 10 kHz, duty = 50 %, t_r = t_f = 5 ns or less)



P.G: Pulse Generator

Fig 13.1.12 $t_{DESAT(90\%)}$, $t_{DESAT(10\%)}$, $t_{DESAT(FAULT)}$, $t_{DESAT(MUTE)}$, $t_{RESET(FAULT)}$ Test Circuit






Fig 13.1.13 CMTI refer to V_E Test Circuit (LED1 on)




Fig 13.1.14 CMTI refer to V_E Test Circuit (LED1 off)




Fig 13.1.15 CMTI refer to V_S Test Circuit (LED2 on)




Fig 13.1.16 CMTI refer to V_S Test Circuit (LED2 off)



13.2. Timing Chart




Fig 13.2.1 V_{OUT} propagation delay waveforms




Fig 13.2.2 DESAT fault state timing diagram




Fig 13.2.3 CMTI waveforms



13.3. Characteristics Curves (Note)




Fig 13.3.1 I_F - V_F




Fig 13.3.3 I_{OPH} - T_a




Fig 13.3.5 ($V_{OH} - V_{CC2}$) - T_a




Fig 13.3.2 I_F - T_a




Fig 13.3.4 I_{OPL} - T_a




Fig 13.3.6 V_{OL} - T_a






Fig 13.3.7 V_{OH} - I_{OPH}




Fig 13.3.9 $I_{CL} - T_a$




Fig 13.3.11 I_{CC2} - V_{CC2}





Fig 13.3.8 V_{OL} - I_{OPL}



 $Fig~13.3.10 \quad I_{CC2}-T_a$




Fig 13.3.12 I_{CHG} - T_a






Fig 13.3.13 V_{DESAT} - T_a




Fig 13.3.15 t_{pLH} , t_{pHL} - T_a




Fig 13.3.17 t_{pLH} , t_{pHL} - R_g




Fig 13.3.14 I_{FLH} - T_a




Fig 13.3.16 t_{pLH} , t_{pHL} - V_{CC2}




Fig 13.3.18 t_{pLH} , t_{pHL} - C_g







Fig 13.3.19 $t_{DESAT(90\%)}$ - T_a



3.0

Fig 13.3.20 $t_{DESAT(10\%)}$ - T_a




Fig 13.3.21 $t_{DESAT(10\%)} - R_g$




Fig 13.3.22 t_{DESAT(10%)} - C_q




Fig 13.3.23 $t_{DESAT(LEB)}$ - T_a




Fig 13.3.24 $t_{DESAT(FAULT)}$ - T_a

©2022






Fig 13.3.25 t_{DESAT(LOW)} - T_a




Fig 13.3.26 $t_{RESET(FAULT)}$ - T_a




Fig 13.3.27 $t_{DESAT(MUTE)}$ - T_a

Note: The above characteristics curves are presented for reference only and not guaranteed by production test, unless otherwise noted.



14. Soldering and Storage

14.1. Precautions for Soldering

The soldering temperature should be controlled as closely as possible to the conditions shown below, irrespective of whether a soldering iron or a reflow soldering method is used.


· When using soldering reflow.

The soldering temperature profile is based on the package surface temperature.

(See the figure shown below, which is based on the package surface temperature.)

Reflow soldering must be performed once or twice.

The mounting should be completed with the interval from the first to the last mountings being 2 weeks.



	Symbol	Min	Max	Unit
Preheat temperature	Ts	150	200	ů
Preheat time	ts	60	120	s
Ramp-up rate (T _L to T _P)			3	°C/s
Liquidus temperature	TL	217		ů
Time above T _L	t_	60	150	s
Peak temperature	ТР		260	°Ç
Time during which T_c is between $(T_P - 5)$ and T_P	t₽		30	s
Ramp-down rate (T _P to T _L)			6	°C/s

An Example of a Temperature Profile When Lead(Pb)-Free Solder Is Used

· When using soldering flow

Preheat the device at a temperature of 150℃ (package surface temperature) for 60 to 120 seconds. Mounting condition of 260℃ within 10 seconds is recommended.

Flow soldering must be performed once.

· When using soldering Iron

Complete soldering within 10 seconds for lead temperature not exceeding 260℃ or within 3 seconds not exceeding 350℃.


Heating by soldering iron must be done only once per lead.

14.2. Precautions for General Storage


- · Avoid storage locations where devices may be exposed to moisture or direct sunlight.
- · Follow the precautions printed on the packing label of the device for transportation and storage.
- · Keep the storage location temperature and humidity within a range of 5℃ to 35℃ and 45 % to 75 %, respectively.
- · Do not store the products in locations with poisonous gases (especially corrosive gases) or in dusty conditions.
- · Store the products in locations with minimal temperature fluctuations. Rapid temperature changes during storage can cause condensation, resulting in lead oxidation or corrosion, which will deteriorate the solderability of the leads.
- · When restoring devices after removal from their packing, use anti-static containers.
- · Do not allow loads to be applied directly to devices while they are in storage.
- · If devices have been stored for more than two years under normal storage conditions, it is recommended that you check the leads for ease of soldering prior to use.



15. Land Pattern Dimensions (for reference only)



16. Marking





17. EN 60747-5-5 Option (D4) Specification

• Part number: TLP5212 (Note 1)

• The following part naming conventions are used for the devices that have been qualified according to option (D4) of EN 60747.

Example: TLP5212(D4-TP,E

D4: EN 60747 option

TP: Tape type

E: [[G]]/RoHS COMPATIBLE (Note 2)

Note 1: Use TOSHIBA standard type number for safety standard application.

e.g., TLP5212(D4-TP,E \rightarrow TLP5212

Note 2: Please contact your Toshiba sales representative for details on environmental information such as the product's RoHS compatibility.

RoHS is the Directive 2011/65/EU of the European Parliament and of the Council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Description	Symbol	Rating	Unit
Application classification			
for rated mains voltage ≤ 600 Vrms		I-IV I-III	5 - 8
for rated mains voltage ≤ 1000 Vrms		1-111	
Climatic classification		40 / 110 / 21	_
Pollution degree		2	
Maximum operating insulation voltage	VIORM	1230	Vpeak
Input to output test voltage, Method A	No.		
V _{pr} = 1.6 × V _I ORM, type and sample test	Vpr	1970	Vpeak
tp = 10 s, partial discharge < 5 pC			
Input to output test voltage, Method B	2650		
Vpr = 1.875 × VIORM, 100 % production test	Vpr	2310	Vpeak
t _p = 1 s, partial discharge < 5 pC			
Highest permissible overvoltage	VTR	8000	Vpeak
(transient overvoltage, tpr = 60 s)	*.118	0000	· pcui
Safety limiting values (max. permissible ratings in case of fault,			
also refer to thermal derating curve)	100	400	
current (input current IF, P _{so} = 0) power (output or total power dissipation)	lsi Pso	1200	mA mW
temperature	Ts	175	°C
Insulation resistance VIO = 500 V, Ta = 25 °C	2	≥ 10 ¹²	
VIO = 500 V, Ta = 100 °C	Rsi	≥ 10 ¹¹	Ω
$V_{1O} = 500 \text{ V}, T_{a} = T_{s}$	(3)(3)	≥ 10 ⁹	

Fig 17.1 EN 60747 Insulation Characteristics



Minimum creepage distance	Cr	8.0 mm
Minimum clearance	CI	8.0 mm
Minimum insulation thickness	ti	0.4 mm
Comparative tracking index	CTI	500

Fig 17.2 Insulation Related Specifications (Note)

Please contact your Toshiba sales representative for details on environmental information such as the product's RoHS compatibility.



Fig 17.3 Marking on Packing for EN 60747




Fig 17.4 Marking Example (Note)

The above marking is applied to the photo couplers that have been qualified according to option (D4) Note: of EN 60747.




Fig 17.5 Measurement Procedure




18. Ordering Information (Example of Item Name)

Item Name	VDE Option	Packing (MOQ)
TLP5212(E		Magazine (50 pcs)
TLP5212(TP,E		Tape and reel (1500 pcs)
TLP5212(D4,E	EN 60747-5-5	Magazine (50 pcs)
TLP5212(D4-TP,E	EN 60747-5-5	Tape and reel (1500 pcs)



Package Dimensions

Unit: mm



Weight: 0.364 g (typ.)

Package Name(s)

TOSHIBA: 11-10M1



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- GaAs (Gallium Arsenide) is used in Product. GaAs is harmful to humans if consumed or absorbed, whether in the form of dust or vapor. Handle with care and do not break, cut, crush, grind, dissolve chemically or otherwise expose GaAs in Product.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/