

# 2-Mbit (128 K × 16) Static RAM

#### **Features**

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V to 2.25 V

■ Pin compatible with CY62137CV18

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 5 μA

■ Ultra low active power

□ Typical active current: 1.6 mA @ f = 1 MHz

■ Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Byte power-down feature

Available in a Pb-free 48-ball Very fine-pitch ball grid package (VFBGA) package

## **Functional Description**


The CY62137FV18 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life  $^{\text{TM}}$  (MoBL $^{\text{\tiny (B)}}$ ) in portable

applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ( $\overline{\text{CE}}$  HIGH or both BLE and BHE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), both the Byte High Enable and the Byte Low Enable are disabled ( $\overline{\text{BHE}}$ , BLE HIGH), or during an active write operation ( $\overline{\text{CE}}$  LOW and WE LOW).

To write to the device, take Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through I/O<sub>7</sub>) is written into the location specified on the address pins  $(A_0$  through  $A_{16}$ ). If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through I/O<sub>15</sub>) is written into the location specified on the address pins  $(A_0$  through  $A_{16}$ ).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from the memory appears on I/O $_8$  to I/O $_{15}$ . See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.





### **Contents**

Product Portfolio	. 3
Pin Configuration	. 3
Maximum Ratings	. 4
Operating Range	. 4
Electrical Characteristics	. 4
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	. 5
Data Retention Characteristics	. 6
Data Retention Waveform	. 6
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagram	
Acronyms	14
Document Conventions	
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	




#### **Product Portfolio**

							Power Di	ssipation		
Product	V <sub>CC</sub> Range (V)			Speed	Operating I <sub>CC</sub> (mA)			Standby I (uA)		
Floudet				(ns)	f = 1 MHz f = f <sub>max</sub>		— Standby I <sub>SB2</sub> (μ <b>A</b> )			
	Min	Typ <sup>[1]</sup>	Max		Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max
CY62137FV18LL	1.65	1.8	2.25	55	1.6	2.5	13	18	1	5

## **Pin Configuration**

Figure 1. 48-ball VFBGA pinout [2, 3]



- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- NC pins are not connected on the die.
   Pins D3, H1, G2, H6 and H3 in the VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied ......-55 °C to + 125 °C Supply voltage to ground potential ......-0.2 V to + 2.45 V

DC voltage applied to outputs in High Z State  $^{[4,\ 5]}$  .....-0.2 V to 2.45 V

DC Input Voltage [4, 5]	0.2 V to 2.45 V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch up Current	> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> [6]	
CY62137FV18	Industrial	–40 °C to +85 °C	1.65 V to 2.25 V	

#### **Electrical Characteristics**

Over the Operating Range

Damanatan	Description	Test Conditions			55 ns		
Parameter	Description				<b>Typ</b> [7]	Max	Unit
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -0.1 mA		1.4	_	_	V
$V_{OL}$	Output low voltage	I <sub>OL</sub> = 0.1 mA		1	_	0.2	V
V <sub>IH</sub>	Input high voltage	V <sub>CC</sub> = 1.65 V to 2.25 V		1.4	-	V <sub>CC</sub> + 0.2	V
V <sub>IL</sub>	Input low voltage	V <sub>CC</sub> = 1.65 V to 2.25 V		-0.2	-	0.4	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_CC$		-1	-	+1	μΑ
I <sub>OZ</sub>	Output leakage current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , output disab	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , output disabled		_	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{\text{max}} = 1/t_{\text{RC}}$	V <sub>CC(max)</sub> = 2.25 V I <sub>OUT</sub> = 0 mA CMOS levels	_	13	18	mA
		f = 1 MHz	$V_{CC(max)} = 2.25 \text{ V}$	_	1.6	2.5	mA
I <sub>SB1</sub> <sup>[8]</sup>	Automatic power-down current – CMOS inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	V <sub>CC(max)</sub> = 2.25 V	-	1	5	μА
I <sub>SB2</sub> <sup>[8]</sup>	Automatic power-down current – CMOS inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	V <sub>CC(max)</sub> = 2.25 V	-	1	5	μА

#### Notes

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub>=V<sub>CC</sub> + 0.5 V for pulse durations less than 20 ns.
   Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C
   Chip enable (CE) and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


Parameter [9]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Ī	Parameter [9]	Description	Test Conditions	48-ball VFBGA	Unit
	- JA		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	°C/W
	- 30	Thermal resistance (junction to case)		10	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	1.80 V	Unit
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.80	V

#### Note

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[10]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	_	_	V
I <sub>CCDR</sub> [11]	Data retention current	$V_{CC} = 1.0 \text{ V},$ $CE \ge V_{CC} - 0.2 \text{ V}, \text{ or}$ $(BHE \text{ and } BLE) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	1	4	μА
t <sub>CDR</sub> [12]	Chip deselect to data retention time		0	-	_	ns
t <sub>R</sub> [13]	Operation recovery time		55	_	_	ns

## **Data Retention Waveform**

Figure 3. Data Retention Waveform [14]



### Notes

- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  11. Chip enable (CE) and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

  12. Tested initially and after any design or process changes that may affect these parameters.

- 13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

  14. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



## **Switching Characteristics**

Over the Operating Range

Parameter [15, 16]	Description	55	55 ns		
Parameter [19, 19]	Description	Min	Max	Unit	
Read Cycle		•		•	
t <sub>RC</sub>	Read cycle time	55	_	ns	
t <sub>AA</sub>	Address to data valid	_	55	ns	
t <sub>OHA</sub>	Data hold from address change	10	_	ns	
t <sub>ACE</sub>	CE LOW to data valid	-	55	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	25	ns	
t <sub>LZOE</sub>	OE LOW to low Z [17]	5	_	ns	
t <sub>HZOE</sub>	OE HIGH to high Z [17, 18]	_	18	ns	
t <sub>LZCE</sub>	CE LOW to low Z [17]	10	_	ns	
t <sub>HZCE</sub>	CE HIGH to high Z [17, 18]	_	18	ns	
t <sub>PU</sub>	CE LOW to power up	0	_	ns	
t <sub>PD</sub>	CE HIGH to power down	_	55	ns	
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	55	ns	
t <sub>LZBE</sub>	BLE/BHE LOW to low Z [17]	10	_	ns	
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z [17, 18]	_	18	ns	
Write Cycle [19]					
t <sub>WC</sub>	Write cycle time	45	_	ns	
t <sub>SCE</sub>	CE LOW to write end	35	_	ns	
t <sub>AW</sub>	Address setup to write end	35	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	_	ns	
t <sub>PWE</sub>	WE pulse width	35	_	ns	
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns	
t <sub>SD</sub>	Data setup to write end	25	_	ns	
t <sub>HD</sub>	Data hold from write end	0	_	ns	
t <sub>HZWE</sub>	WE LOW to high Z [17, 18]	_	18	ns	
t <sub>LZWE</sub>	WE HIGH to low Z [17]	10	_	ns	

#### Notes

<sup>Notes
15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 2 on page 5.
16. In an earlier revision of this device, under a specific application condition, READ operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.
17. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.</sup> 

<sup>18.</sup> t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter <u>a</u> high impedance state
19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



## **Switching Waveforms**

Figure 4. Read Cycle No.1 (Address Transition Controlled) [20, 21]





Figure 5. Read Cycle No. 2 (OE Controlled) [21, 22]



<sup>20.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{|L}$ . 21.  $\overline{WE}$  is HIGH for read cycle. 22. Address valid before or similar to  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [23, 24]





Figure 7. Write Cycle No. 2 (CE Controlled) [23, 24]



- 23. Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

  24. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

  25. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled) [26]





Figure 9. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [26]



<sup>26.</sup> If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state. 27. During this period, the I/Os are in output state. Do not apply input signals.



## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs or Outputs	Mode	Power
Н	Х	Х	X <sup>[28]</sup>	X <sup>[28]</sup>	High Z	Deselect or power down	Standby (I <sub>SB</sub> )
X <sup>[28]</sup>	Х	Х	Н	Н	High Z	Deselect or power down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	X	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Note
28. The 'X' (Don't care) state for the Chip enable (\overline{CE}) and Byte enables (\overline{BHE} and \overline{BLE}) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Spee (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62137FV18LL-55BVXI 51-85		48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of other parts.


## **Ordering Code Definitions**





## **Package Diagram**

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



## **Acronyms**

Acronym	Description		
BHE	Byte High Enable		
BLE	Byte Low Enable		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	O Input/Output		
OE	Output Enable		
SRAM	Static Random Access Memory		
VFBGA	Very Fine-Pitch Ball Grid Array		
WE	Write Enable		

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	lz megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



## **Document History Page**

	t Number: 00	1-08030			
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change	
**	463660	See ECN	NXR	New data sheet.	
*A	469180	See ECN	NSI	Minor change: moved to external web	
*B	569125	See ECN	NXR	Converted from preliminary to final Replaced 45 ns speed bin with 55 ns speed bin Changed the $I_{CC(max)}$ value from 2.25 mA to 2.5 mA for test condition f=1 MHz Changed the $I_{SB2(typ)}$ value from 0.5 $\mu A$ to 1 $\mu A$ Changed the $I_{SB2(max)}$ value from 2.5 $\mu A$ to 5 $\mu A$ Changed the $I_{CCDR(typ)}$ value from 0.5 $\mu A$ to 1 $\mu A$ and $I_{CCDR(max)}$ value from 2.5 $\mu A$ to 4 $\mu A$	
*C	869500	See ECN	VKN	Added footnote #12 related to t <sub>ACE</sub>	
*D	908120	See ECN	VKN	Added footnote #8 related to $I_{SB2}$ and $I_{CCDR}$ Made footnote #13 applicable to AC parameters from $t_{ACE}$ Changed $t_{WC}$ specification from 45 ns to 55 ns Changed $t_{SCE}$ , $t_{AW}$ , $t_{PWE}$ , $t_{BW}$ specification from 35 ns to 40 ns Changed $t_{HZWE}$ specification from 18 ns to 20 ns	
*E	1274728	See ECN	VKN/AESA	Changed $t_{WC}$ specification from 55 ns to 45 ns Changed $t_{SCE}$ , $t_{AW}$ , $t_{PWE}$ , $t_{BW}$ specification from 40 ns to 35 ns Changed $t_{HZWE}$ specification from 20 ns to 18 ns	
*F	2943752	06/03/2010	VKN	Added Contents Added footnote related to Chip enable and Byte enables in Truth Table Updated Package Diagram Added Sales, Solutions, and Legal Information	
*G	3055165	10/12/2010	RAME	Added Contents Added Acronyms and Units of Measure Update Package Diagram from *E to *F Added Ordering Code Definitions details. Changed I <sub>SB1</sub> /I <sub>SB2</sub> /I <sub>CCDR</sub> test conditions to reflect byte power down feature	
*H	3061313	10/15/2010	RAME	Minor Changes: Corrected CE to CE and WE to WE in Figures 7 and 8	
*	3263825	06/17/2011	RAME	Replaced CE and OE with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ in all instances in page 1. Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated in new template.	
*J	4102185	08/22/2013	VINI	Updated Switching Characteristics: Updated Note 16. Updated Package Diagram: spec 51-85150 – Changed revision from *F to *H. Updated in new template.	
*K	4208614	12/03/2013	MEMJ	Updated Features: Removed repeated instance of "Ultra low standby power". Completing Sunset Review.	
*L	4574311	11/19/2014	MEMJ	Added related documenation hyperlink in page 1.	
*M	5979573	11/29/2017	AESATMP8	Updated logo and Copyright.	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.