

## 100351 Low Power Hex D Flip-Flop


### General Description

The 100351 contains six D-type edge-triggered, master/slave flip-flops with true and complement outputs, a pair of common Clock inputs ( $CP_a$  and  $CP_b$ ) and common Master Reset (MR) input. Data enters a master when both  $CP_a$  and  $CP_b$  are LOW and transfers to the slave when  $CP_a$  and  $CP_b$  (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have  $50\text{ k}\Omega$  pull-down resistors.

### Features

- 40% power reduction of the 100151
- 2000V ESD protection
- Pin/function compatible with 100151
- Voltage compensated operating range:  
-4.2V to -5.7V
- Standard Microcircuit Drawing  
(SMD) 5962-9457901

### Logic Symbol




Pin Names	Description
$D_0-D_5$	Data Inputs
$CP_a, CP_b$	Common Clock Inputs
MR	Asynchronous Master Reset Input
$Q_0-Q_5$	Data Outputs
$\bar{Q}_0-\bar{Q}_5$	Complementary Data Outputs


DS100318-11

## Connection Diagrams


24-Pin DIP



24-Pin Quad Cerpak



## Logic Diagram



## Truth Tables (Each Flip-flop)

### Synchronous Operation

Inputs			Outputs	
D <sub>n</sub>	CP <sub>a</sub>	CP <sub>b</sub>	MR	Q <sub>n(t+1)</sub>
L	✓	L	L	L
H	✓	L	L	H
L	L	✓	L	L
H	L	✓	L	H
X	H	✓	L	Q <sub>n(t)</sub>
X	✓	H	L	Q <sub>n(t)</sub>
X	L	L	L	Q <sub>n(t)</sub>

### Asynchronous Operation

Inputs				Outputs
D <sub>n</sub>	CP <sub>a</sub>	CP <sub>b</sub>	MR	Q <sub>n(t+1)</sub>
X	X	X	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

t = Time before CP positive transition

t+1 = Time after CP positive transition

✓ = LOW-to-HIGH transition



## AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -55^\circ C$		$T_C = +25^\circ C$		$T_C = +125^\circ C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
$f_{max}$	Toggle Frequency	375		375		375		MHz	<i>Figures 2, 3</i>	(Note 10)
$t_{PLH}$	Propagation Delay $CP_a, CP_b$ to Output	0.40	2.40	0.50	2.20	0.50	2.60	ns	<i>Figures 1, 3</i>	(Notes 7, 8, 9)
$t_{PHL}$	Propagation Delay MR to Output	0.60	2.70	0.70	2.60	0.80	2.90	ns	<i>Figures 1, 4</i>	
$t_{TLH}$	Transition Time 20% to 80%, 80% to 20%	0.20	1.60	0.20	1.60	0.20	1.60	ns	<i>Figures 1, 3</i>	(Note 10)
$t_s$	Setup Time $D_0-D_5$ MR (Release Time)	0.90		0.80		0.90		ns	<i>Figure 5</i>	
		1.60		1.80		2.60			<i>Figure 4</i>	
$t_h$	Hold Time $D_0-D_5$	1.50		1.40		1.60		ns	<i>Figure 5</i>	
$t_{pw(H)}$	Pulse Width HIGH $CP_a, CP_b$ , MR	2.00		2.00		2.00		ns	<i>Figures 3, 4</i>	


**Note 7:** F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals  $-55^\circ C$ ), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

**Note 8:** Screen tested 100% on each device at  $+25^\circ C$ , Temperature only, Subgroup A9.

**Note 9:** Sample tested (Method 5005, Table I) on each Mfg. lot at  $+25^\circ C$ , Subgroup A9, and at  $+125^\circ C$ , and  $-55^\circ C$  Temperature, Subgroups A10 and A11.

**Note 10:** Not tested at  $+25^\circ C$ ,  $+125^\circ C$  and  $-55^\circ C$  Temperature (design characterization data).

## Test Circuitry




DS100318-5

### Notes:

- $V_{CC}, V_{CCA} = +2V$ ,  $V_{EE} = -2.5V$
- $L_1$  and  $L_2$  = equal length  $50\Omega$  impedance lines
- $R_T = 50\Omega$  terminator internal to scope
- Decoupling  $0.1 \mu F$  from GND to  $V_{CC}$  and  $V_{EE}$
- All unused outputs are loaded with  $50\Omega$  to GND
- $C_L$  = Fixture and stray capacitance  $\leq 3 \text{ pF}$

FIGURE 1. AC Test Circuit

## Test Circuitry (Continued)



### Notes:

$V_{CC}, V_{CCA} = +2V$ ,  $V_{EE} = -2.5V$   
 L1 and L2 = equal length  $50\Omega$  impedance lines  
 $R_T = 50\Omega$  terminator internal to scope  
 Decoupling  $0.1 \mu F$  from GND to  $V_{CC}$  and  $V_{EE}$   
 All unused outputs are loaded with  $50\Omega$  to GND  
 $C_L =$  Jig and stray capacitance  $\leq 3 \text{ pF}$

FIGURE 2. Toggle Frequency Test Circuit

## Switching Waveforms






FIGURE 3. Propagation Delay (Clock) and Transition Times

## Switching Waveforms (Continued)



**FIGURE 4. Propagation Delay (Reset)**




**Notes:**

$t_s$  is the minimum time before the transition of the clock that information must be present at the data input.  
 $t_h$  is the minimum time after the transition of the clock that information must remain unchanged at the data input.


**FIGURE 5. Setup and Hold Time**

**Physical Dimensions** inches (millimeters) unless otherwise noted



J24E (REV J)

**24-Lead Ceramic Dual-In-Line Package (0.400" Wide) (D)**  
NS Package Number J24E



W24B (REV D)

**24-Lead Quad Cerpak (F)**  
NS Package Number W24B

#### **LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor  
Corporation**  
Americas  
Tel: 1-800-272-9959  
Fax: 1-800-737-7018  
Email: support@nsc.com

[www.national.com](http://www.national.com)

**National Semiconductor  
Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 1 80-530 85 85  
English Tel: +49 (0) 1 80-532 78 32  
Français Tel: +49 (0) 1 80-532 93 58  
Italiano Tel: +49 (0) 1 80-534 16 80

**National Semiconductor  
Asia Pacific Customer  
Response Group**  
Tel: 65-2544466  
Fax: 65-2504466  
Email: sea.support@nsc.com

**National Semiconductor  
Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179

See Military/Aerospace Products

[Products](#) > [Military/ Aerospace](#) > [Logic](#) > [ECL](#) > 100351

# 100351 Product Folder

## Low Power Hex D Flip-Flop

[General Description](#)

[Features](#)

[Datasheet](#)

[Package & Models](#)

[Samples & Pricing](#)

### Datasheet

Title	Size in Kbytes	Date	<a href="#">View Online</a>	<a href="#">Download</a>	<a href="#">Receive via Email</a>
100351 Low Power Hex D Flip-Flop	147 Kbytes	17-Aug-98	<a href="#">View Online</a>	<a href="#">Download</a>	<a href="#">Receive via Email</a>
100351 Mil-Aero Datasheet MN100351-X	106 Kbytes		<a href="#">View Online</a>	<a href="#">Download</a>	<a href="#">Receive via Email</a>

If you have trouble printing or viewing PDF file(s), see [Printing Problems](#).

### Package Availability, Models, Samples & Pricing

Part Number	Package			Status	Models		Samples & Electronic Orders	Budgetary Pricing		Std Pack Size	Package Marking
	Type	Pins	MSL		SPICE	IBIS		Qty	\$ US each		
5962-9457901MXA	<a href="#">CERDIP</a>	24	<a href="#">MSL</a>	Full production	N/A	N/A	<a href="#">Buy Now</a>	50+	\$41.6000	rail of 15	[logo]¢Z¢S¢4¢A\$E 100351DMQB / Q 5962-9457901MXA
5962-9457901MYA	<a href="#">CERQUAD</a>	24	<a href="#">MSL</a>	Full production	N/A	N/A	<a href="#">Buy Now</a>	50+	\$44.0000	rail of 14	[logo]¢Z¢S¢4¢A Q\$E 100351 FMQB 5962-9457901 MYA
5962-9457901VXA	<a href="#">CERDIP</a>	24	<a href="#">MSL</a>	Full production	N/A	N/A		50+	\$265.0000	rail of 15	[logo]¢Z¢S¢4¢A\$E 100351J-QMLV 5962-9457901VXA
100351WFQMLV	<a href="#">CERQUAD</a>	24	<a href="#">MSL</a>	Preliminary	N/A	N/A				rail of N/A	[logo]¢Z¢S¢4¢A 100351WF QMLV 5962 F9457901 VYA \$E
RM100351WFQMLV	<a href="#">CERQUAD</a>	24	<a href="#">MSL</a>	Preliminary	N/A	N/A				rail of N/A	[logo]¢Z¢S¢4¢A RM100351WF QMLV WFR# ¢R \$E

100351W-QMLV	<a href="#">CERQUAD</a>	24	<a href="#">MSL</a>	Full production	N/A	N/A		50+	\$265.0000	rail of 14	[logo]¢Z¢S¢4¢A 100351W- QMLV 5962 -9457901 VYA \$E
--------------	-------------------------	----	---------------------	-----------------	-----	-----	--	-----	------------	------------	--

## General Description

The 100351 contains six D-type edge-triggered, master/slave flip-flops with true and complement outputs, a pair of common Clock inputs ( $CP_a$  and  $CP_b$ ) and common Master Reset (MR) input. Data enters a master when both  $CP_a$  and  $CP_b$  are LOW and transfers to the slave when  $CP_a$  and  $CP_b$  (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have 50 k Ohm pull-down resistors.

## Features

- 40% power reduction of the 100151
- 2000V ESD protection
- Pin/function compatible with 100151
- Voltage compensated operating range: -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9457901

*[Information as of 5-Aug-2002]*

Search	<a href="#">Design</a>	<a href="#">Purchasing</a>	<a href="#">Quality</a>	<a href="#">Company</a>	<a href="#">Home</a>
--------	------------------------	----------------------------	-------------------------	-------------------------	----------------------

[About Languages](#) . [Website Guide](#) . [About "Cookies"](#) . National is [QS 9000 Certified](#) . [Privacy/Security Statement](#) .  
[Contact Us](#) . [Site Terms & Conditions of Use](#) . Copyright 2002 © National Semiconductor Corporation . [My Preferences](#) .  
[Feedback](#)