

# CY8C20336H, CY8C20446H

# Haptics Enabled CapSense® Controller


# **Features**

- 1.71-V to 5.5-V operating range
- Low power CapSense<sup>®</sup> block
  - □ Configurable capacitive sensing elements
  - □ Supports combination of CapSense buttons, sliders, touchpads, touchscreens, and proximity sensors
- Powerful Harvard-architecture processor
  - □ M8C CPU speed can be up to 24 MHz or sourced by an external crystal, resonator, or clock signal
  - □ Low power at high speed
  - □ Interrupt controller
  - □ Temperature range: -40 °C to +85 °C
- Flexible on-chip memory
  - □ Two program/data storage size options:
    - CY8C20336H: 8 KB flash / 1 KB SRAM
    - CY8C20446H: 16 KB flash / 2 KB SRAM
  - □ 50,000 flash erase/write cycles
  - □ Partial flash updates
  - ☐ Flexible protection modes
  - □ In-System Serial Programming (ISSP)
- Precision, programmable clocking
  - □ Internal main oscillator (IMO): 6/12/24 MHz ± 5%
  - □ Internal low-speed oscillator (ILO) at 32 kHz for watchdog and sleep timers
  - □ Precision 32-kHz oscillator for optional external crystal
- Programmable pin configurations
  - □ Up to 28 general-purpose I/Os (GPIOs) (depending on the package)
  - □ Dual-mode GPIO: All GPIOs support digital I/O and analog inputs
  - □ 25-mA sink current on each GPIO
    - 120-mA total sink current on all GPIOs
  - Pull-up, high Z, open drain modes on all GPIOs
  - CMOS drive mode: 5-mA source current on ports 0 and 1 and 1 mA on ports 2, 3, and 4
    - · 20-mA total source current on all GPIOs
  - □ Selectable, regulated digital I/O on port 1
  - □ Configurable input threshold on port 1
  - ☐ Hot swap capability on all port 1 GPIOs

- Integrates Immersion TS2000 Haptics technology for ERM drive control
- Versatile analog mux
  - □ Common internal analog bus
  - □ Simultaneous connection of I/O
  - ☐ High Power supply rejection ratio (PSRR) comparator
  - □ Low dropout voltage regulator for all analog resources
- Additional system resources
  - □ I2C slave:
    - Selectable to 50 kHz, 100 kHz, or 400 kHz
    - · No clock stretching (under most conditions)
    - Implementation during sleep modes with less than 100 μA
    - · Hardware address validation
  - SPI master and slave: Configurable 46.9 kHz to 12 MHz
  - ☐ Three 16-bit timers
  - □ Watchdog and sleep timers
  - □ Internal voltage reference
  - ☐ Integrated supervisory circuit
  - □ 8- to 10-bit incremental analog-to-digital converter (ADC)
- □ Two general-purpose high-speed, low-power analog comparators
- Complete development tools
  - □ Free development tool (PSoC Designer™)
  - □ Full featured, In-Circuit Emulator (ICE) and programmer
  - □ Full-speed emulation
  - □ Complex breakpoint structure
  - □ 128 KB trace memory
- Package options
  - □ CY8C20336H:
    - 24-pin 4 × 4 × 0.6 mm QFN
  - □ CY8C20446H:
  - 32-pin 5 × 5 × 0.6 mm QFN



# **Logic Block Diagram**



#### Note

1. Internal voltage regulator for internal circuitry

# CY8C20336H, CY8C20446H



# Contents

PSoC® Functional Overview	4
PSoC Core	
CapSense System	
Haptics TS2000 Controller	
Additional System Resources	
Getting Started	
Application Notes	
Development Kits	5
Training	
CYPros Consultants	
Solutions Library	5
Technical Support	5
Development Tools	
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	
Select User Modules	7
Configure User Modules	
Organize and Connect	7
Generate, Verify, and Debug	
Pinouts	8
24-Pin QFN	
32-Pin QFN	
48-Pin QFN OCD	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Chip-Level Specifications	
DC General Purpose I/O Specifications	
DC Analog Mux Bus Specifications	
DC Low Power Comparator Specifications	
Comparator User Module Electrical Specifications .	
ADC Electrical Specifications	
DC POR and LVD Specifications	
DC Programming Specifications	17

AC Chip-Level Specifications	18
AC General Purpose I/O Specifications	19
AC Comparator Specifications	
AC External Clock Specifications	
AC Programming Specifications	
AC I2C Specifications	
Packaging Information	26
Thermal Impedances	
Capacitance on Crystal Pins	28
Solder Reflow Peak Temperature	
Development Tool Selection	
Software	29
Development Kits	29
Evaluation Tools	29
Device Programmers	30
Accessories (Emulation and Programming)	30
Third Party Tools	
Build a PSoC Emulator into Your Board	30
Ordering Information	31
Ordering Code Definitions	31
Document Conventions	32
Acronyms Used	32
Units of Measure	32
Numeric Naming	32
Glossary	
Reference Documents	33
Document History Page	34
Sales, Solutions, and Legal Information	35
Worldwide Sales and Design Support	35
Products	35
PSoC Solutions	35



# PSoC® Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low-cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, consists of three main areas:

- The core
- CapSense analog system
- System resources (including a full-speed USB port).

A common, versatile bus allows connection between the I/O and the analog system.

Each CY8C20336H/446H PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 28 GPIOs are also included. The GPIOs provide access to the MCU and analog mux.

#### **PSoC Core**

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-architecture microprocessor.


### CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1-V or 1.2-V analog reference, which together support capacitive sensing of up to 28 inputs<sup>[2]</sup>. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

#### SmartSense™

SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy-to-use and provides a robust noise immunity. It is the only auto-tuning solution that establishes, monitors, and maintains all required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.

Figure 1. CapSense System Block Diagram



### Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

#### **Haptics TS2000 Controller**

The CY8C20336H/CY8C20446H family of devices feature an easy-to-use Haptics controller resource with up to 14 different effects. These effects are available for use with three different, selectable ERM modules.

#### Note

2. 36 GPIOs = 33 pins for capacitive sensing + 2 pins for  $I^2C$  + 1 pin for modulator capacitor.



# **Additional System Resources**

System resources provide additional capability, such as configurable USB and I<sup>2</sup>C slave, SPI master/slave communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I<sup>2</sup>C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I<sup>2</sup>C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I<sup>2</sup>C enhanced slave interface appears as a 32-byte RAM buffer to the external I<sup>2</sup>C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, refer to the application note I2C Enhanced Slave Operation AN56007.
- Low voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

# **Getting Started**

For in depth information, along with detailed programming details, see the PSoC® Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

#### **Application Notes**

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

### **Development Kits**

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### **Training**

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

#### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

# **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



# **Development Tools**

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

# **PSoC Designer Software Subsystems**

### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



# **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

# **Organize and Connect**

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals



# **Pinouts**


The CY8C20336H/CY8C20446H PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O and connection to the common analog bus. However, VSS, VDD, and XRES are not capable of digital I/O.

#### 24-Pin QFN

Table 1. Pin Definitions - CY8C20336H [3, 4]

Pin	Ту	pe		
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK <sup>[5]</sup> , I <sup>2</sup> C SCL, SPI MOSI
8			NC	No connection
9	Po	wer	Vss	Ground connection
10	IOHR	I	P1[0]	ISSP DATA <sup>[5]</sup> , I <sup>2</sup> C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR		P1[6]	
14	In	put	XRES	Active high external reset with internal pull down
15	I/O	ı	P2[0]	
16	IOH	ı	P0[0]	
17	IOH	ı	P0[2]	
18	IOH	ı	P0[4]	
19	IOH	1	P0[6]	
20	Po	wer	$V_{DD}$	Supply voltage
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input
CP	Po	wer	$V_{SS}$	Center pad must be connected to ground

Figure 2. CY8C20336H PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

- During power-up or reset event, device P1[1] and P1[0] may disturb the l<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
   The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   These are the ISSP pins, which are not High Z at POR (Power On Reset).




# 32-Pin QFN

Table 2. Pin Definitions - CY8C20446H PSoC Device [6, 7]

Pin	Ту	ре		B t. tt
No.	Digital	Analog	Name	Description
1	IOH	ı	P0[1]	Integrating input
2	I/O	ı	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	l	P2[1]	
6	I/O	ļ	P3[3]	
7	I/O	ļ	P3[1]	
8	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
9	IOHR		P1[5]	I <sup>2</sup> C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	l	P1[1]	ISSP CLK <sup>[8]</sup> , I <sup>2</sup> C SCL, SPI MOSI.
12	Po	wer	Vss	Ground connection.
13	IOHR	I	P1[0]	ISSP DATA <sup>[8]</sup> , I <sup>2</sup> C SDA., SPI CLK
14	IOHR	l	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	ļ	P1[6]	
17	In	put	XRES	Active high external reset with internal pull down
18	I/O	I	P3[0]	
19	I/O	ı	P3[2]	
20	I/O	ı	P2[0]	
21	I/O	I	P2[2]	
22	I/O	ı	P2[4]	
23	I/O	ı	P2[6]	
24	IOH	I	P0[0]	
25	IOH	ı	P0[2]	
26	IOH	ļ	P0[4]	
27	IOH	I	P0[6]	
28	Power		$V_{DD}$	Supply voltage
29	IOH	ļ	P0[7]	
30	IOH	I	P0[5]	
31	IOH	ļ	P0[3]	Integrating input
32	Po	wer	$V_{SS}$	Ground connection
СР	Po	wer	V <sub>SS</sub>	Center pad must be connected to ground

Figure 3. CY8C20446H PSoC Device



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

- During power-up or reset event, device P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
   The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
   These are the ISSP pins, which are not High Z at POR (Power On Reset).



# 48-Pin QFN OCD

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD) PSoC device. Note that this part is only used for in-circuit debugging. [9]

Table 3. Pin Definitions - CY8C20066A PSoC Device [10, 11]

Pin No.	Digital	Analog	Name	Description
1			OCDOE	OCD mode direction pin
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	ı	P2[1]	
6	I/O	ı	P4[3]	
7	I/O	ı	P4[1]	
8	I/O	ı	P3[7]	
9	I/O	ı	P3[5]	
10	I/O	ı	P3[3]	
11	I/O	ı	P3[1]	
12	IOHR	ı	P1[7]	I <sup>2</sup> C SCL, SPI SS
13	IOHR	ı	P1[5]	I <sup>2</sup> C SDA, SPI MISO
14			CCLK	OCD CPU clock output
15			HCLK	OCD high speed clock output
16	IOHR	ı	P1[3]	SPI CLK.
17	IOHR	I	P1[1]	ISSP CLK <sup>[12]</sup> , I <sup>2</sup> C SCL, SPI MOSI
18	Pow	er	Vss	Ground connection
19	I/O		D+	USB D+
20	I/O		D-	USB D-
21	Pow	er	$V_{DD}$	Supply voltage
22	IOHR	ı	P1[0]	ISSP DATA <sup>(12)</sup> , I <sup>2</sup> C SDA, SPI CLK
23	IOHR	I	P1[2]	

Figure 4. CY8C20066A PSoC Device PO(1), AI VSS PO(3), AI PO(7), AI PO(5), AI PO(7), AI OCCDE OCCDO VVDD VDD PO(6), AI PO(6), AI PO(2), AI PO(0), AI P P2[6],AI AI, P2[7] = 2 35■ P2[4],AI AI, XOut, P2[5] = 3 P2[2],AI AI, XIn, P2[3] 33■ P2[0],AI AI, P2[1] 32= P4[2],AI **QFN** AI, P4[3] 31= P4[0],AI AI, P4[1] (Top View) 30= P3[6],AI AI, P3[7] 29 P3[4], AI AI, P3[5] P3[2],AI AI, P3[3] = 10 27= P3[0], AI AI, P3[1] **XRES** 26■ AI,I2C SCL, SPI SS,P1[7] = 12 $\stackrel{\circ}{}$   $\pm$  12 $\stackrel{\circ}{}$  12 $\stackrel{\circ}{}$   $\pm$  12 $\stackrel{\circ}{}$  12 $\stackrel{\circ}{}$ P1[6], AI I<sup>2</sup>C SDA, SPI MISO, AI, P¹[5] CCLK CCLK HCLK SPI CLK, AI, P¹[3] SPI CLK, AI, P¹[3] AI, ISSP CLK, I<sup>2</sup>C SCL, SPI MOSI, P¹[1] Vss 

22	IOHR	ı	P1[0]	ISSP DATA <sup>(12)</sup> , I <sup>2</sup> C SDA, SPI CLK					
23	IOHR	I	P1[2]		Pin No.	Digital	Analog	Name	Description
24	IOHR	_	P1[4]	Optional external clock input (EXTCLK)	37	IOH	I	P0[0]	
25	IOHR	ı	P1[6]		38	IOH	- 1	P0[2]	
26	Inpu	ut	XRES	Active high external reset with internal pull down	39	IOH	_	P0[4]	
27	I/O	I	P3[0]		40	IOH	Ι	P0[6]	
28	I/O	I	P3[2]		41	Pow	er	$V_{DD}$	Supply voltage
29	I/O	I	P3[4]		42			OCDO	OCD even data I/O
30	I/O	I	P3[6]		43			OCDE	OCD odd data output
31	I/O	I	P4[0]		44	IOH	Ι	P0[7]	
32	I/O	I	P4[2]		45	IOH	Ι	P0[5]	
33	I/O	I	P2[0]		46	IOH I PO[		P0[3]	Integrating input
34	I/O	I	P2[2]		47	Power		$V_{SS}$	Ground connection
35	I/O	I	P2[4]		48	IOH	Ι	P0[1]	
36	I/O	Ī	P2[6]		CP	Pow	er	$V_{SS}$	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

- This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.
   During power-up or reset event, device P1[1] and P1[0] may disturb the I<sup>2</sup>C bus. Use alternate pins if you encounter any issues.
- 11. The center pad (CP) on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

  12. These are the ISSP pins, which are not High Z at power on reset (POR).



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20x36H/46H PSoC devices. For the latest electrical specifications, confirm that you have the most recent data sheet by visiting the web at <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.




Figure 5. Voltage versus CPU Frequency

# **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 4. Absolute Maximum Ratings** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	<b>–</b> 55	+25	+125	°C
$V_{DD}$	Supply voltage relative to V <sub>SS</sub>		-0.5	_	+6.0	V
V <sub>IO</sub>	DC input voltage		V <sub>SS</sub> – 0.5	_	V <sub>DD</sub> + 0.5	V
V <sub>IOZ</sub>	DC voltage applied to tristate		V <sub>SS</sub> -0.5	_	V <sub>DD</sub> + 0.5	V
I <sub>MIO</sub>	Maximum current into any port pin		-25	_	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	-	-	V
LU	Latch up current	In accordance with JESD78 standard	_	_	200	mA

# **Operating Temperature**

**Table 5. Operating Temperature** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature		-40	_	+85	°C
T <sub>C</sub>	Commercial temperature range		0	_	70	°C
TJ	Operational die temperature	The temperature rise from ambient to junction is package specific. Refer the table Thermal Impedances per Package on page 28. The user must limit the power consumption to comply with this requirement.	-40	-	+100	°C



# **DC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 6. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> <sup>[13]</sup>	Supply voltage	Refer the table DC POR and LVD Specifications on page 17	1.71	_	5.50	V
I <sub>DD24</sub>	Supply current, IMO = 24 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A$ = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	3.32	4.00	mA
I <sub>DD12</sub>	Supply current, IMO = 12 MHz	Conditions are V <sub>DD</sub> ≤ 3.0 V, T <sub>A</sub> = 25 °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	-	1.86	2.60	mA
I <sub>DD6</sub>	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A$ = 25 °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	-	1.13	1.80	mA
I <sub>SB0</sub>	Deep sleep current	$V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , I/O regulator turned off	_	0.10	0.50	μА
I <sub>SB1</sub>	Standby current with POR, LVD, and sleep timer	$V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , I/O regulator turned off	-	1.07	1.50	μА

Document Number: 001-56223 Rev. \*E Page 12 of 35

<sup>13.</sup> When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 µsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 usec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER\_UP</sub> parameter.



# **DC General Purpose I/O Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 7. 3.0 V to 5.5 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	$I_{OH} \leq$ 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 1 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	-	_	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 5 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	_	_	V
V <sub>OH5</sub>	High output voltage port 1 pins with LDO regulator enabled for 3 V out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
V <sub>OH6</sub>	High output voltage port 1 pins with LDO regulator enabled for 3 V out	I <sub>OH</sub> = 5 mA, V <sub>DD</sub> > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	_	_	V
V <sub>OH7</sub>	High output voltage port 1 pins with LDO enabled for 2.5 V out	$I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V <sub>OH8</sub>	High output voltage port 1 pins with LDO enabled for 2.5 V out	I <sub>OH</sub> = 2 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	_	-	V
V <sub>OH9</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	$I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V <sub>OH10</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	_	-	V
V <sub>OL</sub>	Low output voltage	$I_{OL}$ = 25 mA, $V_{DD}$ > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
$V_{IL}$	Input low voltage		-	_	0.80	V
V <sub>IH</sub>	Input high voltage		2.00	-	_	V
$V_{H}$	Input hysteresis voltage		_	80	1	mV
$I_{IL}$	Input leakage (absolute value)		_	0.001	1	μА
C <sub>PIN</sub>	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF



Table 8. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.40	-	_	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	-	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	_	V
V <sub>OH5A</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	$I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High output voltage port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	-	-	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	ı	0.75	V
$V_{IL}$	Input low voltage		-	_	0.72	V
V <sub>IH</sub>	Input high voltage		1.40	_	_	V
$V_{H}$	Input hysteresis voltage		-	80	_	mV
I <sub>IL</sub>	Input leakage (absolute value)		-	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

Table 9. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor		4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage port 2 or 3 pins	$I_{OH}$ = 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH2</sub>	High output voltage port 2 or 3 pins	I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	_	V
V <sub>OH3</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 100 μA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH4</sub>	High output voltage port 0 or 1 pins with LDO regulator disabled for port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	-	_	V
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.40	V
$V_{IL}$	Input low voltage		_	_	0.30 × V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage		0.65 × V <sub>DD</sub>	_	-	V

Document Number: 001-56223 Rev. \*E



Table 9. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>H</sub>	Input hysteresis voltage		_	80	_	mV
I <sub>IL</sub>	Input leakage (absolute value)		_	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF

#### Table 10.DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	900	-	1575	Ω
Rusba	USB D+ pull-up resistance	While receiving traffic	1425	_	3090	Ω
Vohusb	Static output high		2.8	_	3.6	V
Volusb	Static output low		_	-	0.3	V
Vdi	Differential input sensitivity		0.2	_	_	V
Vcm	Differential input common mode range		0.8	-	2.5	V
Vse	Single-ended receiver threshold		0.8	-	2.0	V
Cin	Transceiver capacitance		-	_	50	pF
lio	High-Z state data line leakage	On D+ or D- line	-10	-	+10	μΑ
Rps2	PS/2 pull-up resistance		3000	5000	7000	Ω
Rext	External USB series resistor	In series with each USB pin	21.78	22.0	22.22	Ω

# **DC Analog Mux Bus Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 11. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>SW</sub>	Switch resistance to common analog bus		-	-	800	Ω
$R_{GND}$	Resistance of initialization switch to $V_{SS}$		1	_	800	Ω

The maximum pin voltage for measuring  $R_{SW}$  and  $R_{GND}$  is 1.8  $\mbox{\rm V}$ 

# **DC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 12. DC Comparator Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
$V_{LPC}$	Low power comparator (LPC) common mode	Maximum voltage limited to V <sub>DD</sub>	0.0	-	1.8	V
$I_{LPC}$	LPC supply current		-	10	40	μΑ
V <sub>OSLPC</sub>	LPC voltage offset		-	2.5	30	mV

Document Number: 001-56223 Rev. \*E Page 15 of 35



# **Comparator User Module Electrical Specifications**

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C  $\leq$  TA  $\leq$  85 °C, 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V.

**Table 13. Comparator User Module Electrical Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>COMP</sub>	Comparator response time	50-mV overdrive	-	70	100	ns
Offset		Valid from 0.2 V to V <sub>DD</sub> – 0.2 V	-	2.5	30	mV
Current		Average DC current, 50 mV overdrive	-	20	80	μA
PSRR	Supply voltage > 2 V	Power supply rejection ratio	_	80	-	dB
FORK	Supply voltage < 2 V	Power supply rejection ratio	_	40	-	dB
Input Range			0	-	1.5	V

# **ADC Electrical Specifications**

# **Table 14.ADC User Module Electrical Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Units
Input	•					
V <sub>IN</sub>	Input voltage range		0	_	VREFADC	V
C <sub>IIN</sub>	Input capacitance		_	-	5	pF
R <sub>IN</sub>	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference	•	•				
V <sub>REFADC</sub>	ADC reference voltage		1.14	_	1.26	V
Conversion Rate	1	•	I.	I.	I.	
F <sub>CLK</sub>	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 18 for accuracy	2.25	-	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	-	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. Sample Rate = 0.001/ (2^Resolution/Data clock)	_	5.85	_	ksps
DC Accuracy	1	•	I.	I.	I.	
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	-	10	bits
DNL	Differential nonlinearity		-1	-	+2	LSB
INL	Integral nonlinearity		-2	-	+2	LSB
E <sub>OFFSET</sub>	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E <sub>GAIN</sub>	Gain error	For any resolution	<b>-</b> 5	-	+5	%FSR
Power						
I <sub>ADC</sub>	Operating current		_	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V <sub>DD</sub> > 3.0 V)	_	24	_	dB
		PSRR (V <sub>DD</sub> < 3.0 V)	-	30	_	dB



# **DC POR and LVD Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer		1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer	during startup, reset from the XRES pin, or reset from watchdog.	_	2.36	2.41	
V <sub>POR2</sub>	2.60 V selected in PSoC Designer		_	2.60	2.66	
V <sub>POR3</sub>	2.82 V selected in PSoC Designer		_	2.82	2.95	
$V_{LVD0}$	2.45 V selected in PSoC Designer		2.40	2.45	2.51	V
$V_{LVD1}$	2.71 V selected in PSoC Designer		2.64 <sup>[14]</sup>	2.71	2.78	
$V_{LVD2}$	2.92 V selected in PSoC Designer		2.85 <sup>[15]</sup>	2.92	2.99	
$V_{LVD3}$	3.02 V selected in PSoC Designer		2.95 <sup>[16]</sup>	3.02	3.09	
$V_{LVD4}$	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
$V_{LVD5}$	1.90 V selected in PSoC Designer		1.84	1.90	2.32	
V <sub>LVD6</sub>	1.80 V selected in PSoC Designer		1.75 <sup>[17]</sup>	1.80	1.84	
$V_{LVD7}$	4.73 V selected in PSoC Designer		4.62	4.73	4.83	

# **DC Programming Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 16. DC Programming Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
Vdd <sub>IWRITE</sub>	Supply voltage for flash write operations		1.71	_	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify		_	5	25	mA
V <sub>ILP</sub>	Input low voltage during programming or verify	See the appropriate DC General Purpose I/O Specifications on page 13	_	_	V <sub>IL</sub>	V
$V_{IHP}$	Input high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 13 table on pages 15 or 16	V <sub>IH</sub>	_	_	V
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	0.2	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify		_	_	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate DC General Purpose I/O Specifications on page 13 table on page 16. For V <sub>DD</sub> > 3 V use V <sub>OH4</sub> in Table 5 on page 11.	V <sub>OH</sub>	_	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	50,000	_	_	-
Flash <sub>DR</sub>	Flash data retention	Following maximum flash write cycles; ambient temperature of 55 °C	10	20	_	Years

<sup>14.</sup> Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply.

15. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply.

16. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply.

17. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.



# **AC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 17. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>IMO24</sub>	IMO frequency at 24-MHz setting		22.8	24	25.2	MHz
F <sub>IMO12</sub>	IMO frequency at 12-MHz setting		11.4	12	12.6	MHz
F <sub>IMO6</sub>	IMO frequency at 6-MHz setting		5.7	6.0	6.3	MHz
F <sub>CPU</sub>	CPU frequency		0.75	-	25.20	MHz
F <sub>32K1</sub>	ILO frequency		19	32	50	kHz
F <sub>32K_U</sub>	ILO untrimmed frequency		13	32	82	kHz
DC <sub>IMO</sub>	Duty cycle of IMO		40	50	60	%
DC <sub>ILO</sub>	ILO duty cycle		40	50	60	%
SR <sub>POWER_UP</sub>	Power supply slew rate	V <sub>DD</sub> slew rate during power-up	_	-	250	V/ms
T <sub>XRST</sub>	External reset pulse width at power-up	After supply voltage is valid	1	_	_	ms
T <sub>XRST2</sub>	External reset pulse width after power-up <sup>[18]</sup>	Applies after part has booted	10	-	_	μS



# **AC General Purpose I/O Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>GPIO</sub>	GPIO operating frequency	Normal strong mode port 0, 1	0	-	6 MHz for 1.71 V <v<sub>DD &lt; 2.40 V 12 MHz for</v<sub>	MHz
			0	_	2.40 V < V <sub>DD</sub> < 5.50 V	
T <sub>RISE23</sub>	Rise time, strong mode, Cload = 50 pF ports 2 or 3	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90%	15	-	80	ns
T <sub>RISE23L</sub>	Rise time, strong mode low supply, Cload = 50 pF, ports 2 or 3	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90%	15	_	80	ns
T <sub>RISE01</sub>	Rise time, strong mode, Cload = 50 pF ports 0 or 1	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90% LDO enabled or disabled	10	-	50	ns
T <sub>RISE01L</sub>	Rise time, strong mode low supply, Cload = 50 pF, ports 0 or 1	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90% LDO enabled or disabled	10	-	80	ns
T <sub>FALL</sub>	Fall time, strong mode, Cload = 50 pF all ports	V <sub>DD</sub> = 3.0 to 3.6 V, 10% – 90%	10	_	50	ns
T <sub>FALLL</sub>	Fall time, strong mode low supply, Cload = 50 pF, all ports	V <sub>DD</sub> = 1.71 to 3.0 V, 10% – 90%	10	_	70	ns

Figure 6. GPIO Timing Diagram






Table 19.AC Characteristics - USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>DRATE</sub>	Full-speed data rate	Average bit rate	12 – 0.25%	12	12 + 0.25%	MHz
T <sub>JR1</sub>	Receiver jitter tolerance	To next transition	-18.5	_	18.5	ns
T <sub>JR2</sub>	Receiver jitter tolerance	To pair transition	-9	_	9	ns
T <sub>DJ1</sub>	FS driver jitter	To next transition	-3.5	_	3.5	ns
T <sub>DJ2</sub>	FS driver jitter	To pair transition	-4.0	_	4.0	ns
T <sub>FDEOP</sub>	Source jitter for differential transition	To SE0 transition	-2	_	5	ns
T <sub>FEOPT</sub>	Source SE0 interval of EOP		160	_	175	ns
T <sub>FEOPR</sub>	Receiver SE0 interval of EOP		82	_		ns
T <sub>FST</sub>	Width of SE0 interval during differential transition		_	_	14	ns

Table 20. AC Characteristics - USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>FR</sub>	Transition rise time	50 pF	4	_	20	ns
T <sub>FF</sub>	Transition fall time	50 pF	4	_	20	ns
T <sub>FRFM</sub> <sup>[19]</sup>	Rise/fall time matching		90	_	111	%
Vcrs	Output signal crossover voltage		1.30	_	2.00	V

# **AC Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 21. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>LPC</sub>	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	_	-	100	ns

# **AC External Clock Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
	Frequency (external oscillator frequency)		0.75	_	25.20	MHz
	High period		20.60	_	5300	ns
	Low period		20.60	_	_	ns
	Power-up IMO to switch		150	1	-	μS

#### Note


Document Number: 001-56223 Rev. \*E Page 20 of 35

<sup>19.</sup> T<sub>FRFM</sub> is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3 V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15 V.



# **AC Programming Specifications**

Figure 7. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 23. AC Programming Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>RSCLK</sub>	Rise time of SCLK		1	-	20	ns
T <sub>FSCLK</sub>	Fall time of SCLK		1	_	20	ns
T <sub>SSCLK</sub>	Data Setup time to falling edge of SCLK		40	_	_	ns
T <sub>HSCLK</sub>	Data Hold time from falling edge of SCLK		40	_	_	ns
F <sub>SCLK</sub>	Frequency of SCLK		0	_	8	MHz
T <sub>ERASEB</sub>	Flash erase time (Block)		-	_	18	ms
T <sub>WRITE</sub>	Flash block write time		-	-	25	ms
T <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	3.6 < V <sub>DD</sub>	_	_	60	ns
T <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	_	_	85	ns
T <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	-	-	130	ns
T <sub>XRST3</sub>	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	_	_	μS
T <sub>XRES</sub>	XRES Pulse Length		300	-	-	μS
T <sub>VDDWAIT</sub>	V <sub>DD</sub> stable to wait-and-poll hold off		0.1	_	1	ms
T <sub>VDDXRES</sub>	V <sub>DD</sub> stable to XRES assertion delay		14.27	-	-	ms
T <sub>POLL</sub>	SDATA high pulse time		0.01	-	200	ms
T <sub>ACQ</sub>	"Key window" time after a V <sub>DD</sub> ramp acquire event, based on 256 ILO clocks.		3.20	_	19.60	ms
T <sub>XRESINI</sub>	"Key window" time after an XRES event, based on eight ILO clocks		98	-	615	μS




# AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Symbol Description		Standard Mode		Fast Mode	
-			Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	_	0.6	-	μS
$t_{LOW}$	LOW period of the SCL clock	4.7	_	1.3	_	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock	4.0	-	0.6	-	μS
t <sub>SU;STA</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μS
t <sub>HD;DAT</sub>	Data hold time	0	3.45	0	0.9	μS
t <sub>SU;DAT</sub>	Data setup time	250	_	100 <sup>[20]</sup>	_	ns
t <sub>SU;STO</sub>	Setup time for STOP condition	4.0	_	0.6	_	μS
t <sub>BUF</sub>	Bus-free time between a STOP and START condition	4.7	_	1.3	-	μS
t <sub>SP</sub>	Pulse width of spikes are suppressed by the input filter.	_	_	0	50	ns

Figure 8. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



# Note


<sup>20.</sup> A Fast-Mode I²C-bus device can be used in a Standard Mode I²C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.



Table 25. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	$V_{DD} \ge 2.4 \text{ V} $ $V_{DD} < 2.4 \text{ V}$	_	_	6	MHz
		V <sub>DD</sub> < 2.4 V	-	_	3	
DC	SCLK duty cycle		_	50	_	%
T <sub>SETUP</sub>	MISO to SCLK setup time	$V_{DD} \ge 2.4 \text{ V} $ $V_{DD} < 2.4 \text{ V}$	60	_	_	ns
		V <sub>DD</sub> < 2.4 V	100	_	_	
T <sub>HOLD</sub>	SCLK to MISO hold time		40	_	_	ns
T <sub>OUT_VAL</sub>	SCLK to MOSI valid time		_	_	40	ns
T <sub>OUT_H</sub>	MOSI high time		40	_	_	ns

Figure 9. SPI Master Mode 0 and 2





SCLK (mode 1)

SCLK (mode 3)

MISO (input)

MOSI (output)

MSB LSB

Figure 10. SPI Master Mode 1 and 3

Table 26. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	-	_	-	4	MHz
T <sub>LOW</sub>	SCLK low time	_	42	-	_	ns
T <sub>HIGH</sub>	SCLK high time	-	42	-	_	ns
T <sub>SETUP</sub>	MOSI to SCLK setup time	_	30	-	_	ns
T <sub>HOLD</sub>	SCLK to MOSI hold time	_	50	_	_	ns
T <sub>SS_MISO</sub>	SS high to MISO valid	_	_	_	153	ns
T <sub>SCLK_MISO</sub>	SCLK to MISO valid	_	_	_	125	ns
T <sub>SS_HIGH</sub>	SS high time	_	50	_	_	ns
T <sub>SS_CLK</sub>	Time from SS low to first SCLK	_	2/SCLK	_	_	ns
T <sub>CLK_SS</sub>	Time from last SCLK to SS high	_	2/SCLK	-	_	ns







Figure 11. SPI Slave Mode 0 and 2








# **Packaging Information**

This section illustrates the packaging specifications for the CY8C20336H/CY8C20446H PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

Figure 13. 24-Pin (4 × 4 × 0.55 mm) QFN



# NOTES:

- 1. 💢 HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT:  $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*E






Figure 14. 32-Pin (5 × 5 × 0.55 mm) QFN

2. BASED ON REF JEDEC # MO-248

3. PACKAGE WEIGHT: 0.0388g

4. DIMENSIONS ARE IN MILLIMETERS

TOP VIEW

Figure 15. 48-Pin (7 × 7 × 1.0 mm) QFN SIDE VIEW

7.00±0.10 -48 36 PIN 1 DOT 7.00±0.10 0.25±0.07 25 13 -0.40±0.10 -0.05 MAX -1.00 MAX 5.10±0.10-0.08

- 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 13  $\pm$  1 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 \*G

001-42168 \*E

BOTTOM VIEW

### **Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



# **Thermal Impedances**

# Table 27. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[21]</sup>
24-QFN <sup>[22]</sup>	20.90 °C/W
32-QFN <sup>[22]</sup>	19.51 °C/W
48-QFN <sup>[22]</sup>	17.68 °C/W

# **Capacitance on Crystal Pins**

# Table 28. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-pin QFN	3.2 pF
48-pin QFN	3.3 pF

# **Solder Reflow Peak Temperature**

This table lists the minimum solder reflow peak temperature to achieve good solderability.

Table 29. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Time at Maximum Peak Temperature
24-pin QFN	260 °C	30 s
32-pin QFN	260 °C	30 s
48-pin QFN	260 °C	30 s

 <sup>21.</sup> T<sub>J</sub> = T<sub>A</sub> + Power x θ<sub>JA</sub>.
 22. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.
 23. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



# **Development Tool Selection**

#### Software

#### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at http://www.cypress.com.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at http://www.cypress.com.

#### **Development Kits**

All development kits are sold at the Cypress Online Store.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66A family
- Cat-5 adapter
- Mini-Eval programming board
- 110 ~ 240-V power supply, Euro-Plug adapter
- iMAGEcraft C Compiler (Registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466A-24PXI 28-PDIP chip samples

#### **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

### CY3280-20x66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20xx6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

The kit includes:

- CY3280-20x66 CapSense Controller board
- CY3240-I2USB bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 retractable cable
- CY3280-20x66 Kit CD



#### **Device Programmers**

All device programmers are purchased from the Cypress Online Store.

#### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD

# ■ Getting Started Guide

■ USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

# Accessories (Emulation and Programming)

Table 30. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit <sup>[24]</sup>	Foot Kit <sup>[25]</sup>	Adapter <sup>[26]</sup>
CY8C20336H-24LQXI	24-pin QFN	CY3250-20366QFN	CY3250-24QFN-FK	See note 24
CY8C20446H-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-32QFN-FK	See note 26

# **Third Party Tools**

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under Documentation > Evaluation Boards.

#### **Build a PSoC Emulator into Your Board**

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com/?rID2748.

#### Notes

- 24. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- 25. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 26. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.
- 27. Dual-function digital I/O pins also connect to the common analog mux.
- 28. This part is available in limited quantities for in-circuit debugging during prototype development. It is not available in production volumes.




# **Ordering Information**

The following table lists the CY8C20336H/CY8C20446H PSoC devices' key package features and ordering codes.

Table 31. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (KB)	SRAM (KB)	CapSense Blocks	Digital I/O Pins	Analog Inputs <sup>[27]</sup>	XRES Pin	USB
24-pin (4 × 4 × 0.6mm) QFN	CY8C20336H-24LQXI	8	1	1	20	20	Yes	No
32 pin (5 × 5 × 0.6 mm) QFN	CY8C20446H-24LQXI	16	2	1	28	28	Yes	No
48 pin (7 × 7 mm) QFN (OCD) <sup>[28]</sup>	CY8C20066A-24LTXI	32	2	1	36	36	Yes	Yes

# **Ordering Code Definitions**





# **Document Conventions**

# **Acronyms Used**

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CMOS	complementary metal oxide semiconductor
CPU	central processing unit
DAC	digital-to-analog converter
DC	direct current
EOP	end of packet
FSR	full scale range
GPIO	general purpose input/output
GUI	graphical user interface
I <sup>2</sup> C	inter-integrated circuit
ICE	in-circuit emulator
IDAC	digital analog converter current
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
ISSP	in-system serial programming
LCD	liquid crystal display
LDO	low dropout (regulator)
LSB	least-significant bit
LVD	low voltage detect
MCU	micro-controller unit
MIPS	mega instructions per second
MISO	master in slave out
MOSI	master out slave in
MSB	most-significant bit
OCD	on-chip debugger
POR	power on reset
PPOR	precision power on reset
PSRR	power supply rejection ratio
PWRSYS	power system
PSoC®	Programmable System-on-Chip
SLIMO	slow internal main oscillator
SRAM	static random access memory
SNR	signal to noise ratio
QFN	quad flat no-lead
SCL	serial I <sup>2</sup> C clock
SDA	serial I <sup>2</sup> C data
	serial ISSP data
SDATA SPI	serial peripheral interface
SS	slave select
SSOP	
TC	shrink small outline package
	test controller
USB	universal serial bus
USB D+ USB D-	USB Data +
	USB Data-
WLCSP	wafer level chip scale package
XTAL	crystal

#### **Units of Measure**

Table 32 lists all the abbreviations used to measure the PSoC devices.

#### **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Table 32. Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
dB	decibels			
fF	femto farad			
g	gram			
Hz	hertz			
KB	1024 bytes			
Kbit	1024 bits			
KHz	kilohertz			
Ksps	kilo samples per second			
kΩ	kilohm			
MHz	megahertz			
ΜΩ	megaohm			
μΑ	microampere			
μF	microfarad			
μН	microhenry			
μS	microsecond			
μW	microwatts			
mA	milli-ampere			
ms	milli-second			
mV	milli-volts			
nA	nanoampere			
ns	nanosecond			
nV	nanovolts			
Ω	ohm			
pA	picoampere			
pF	picofarad			
pp	peak-to-peak			
ppm	parts per million			
ps	picosecond			
sps	samples per second			
S	sigma: one standard deviation			
V	volts			
W	watt			



# Glossary

Crosspoint connection Connection between any GPIO combination via analog multiplexer bus.

**Differential non-linearity** Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly

one LSB apart. Differential non-linearity is a measure of the worst case deviation from the

ideal 1 LSB step.

Hold time Hold time is the time following a clock event during which the data input to a latch or flip-

flop must remain stable in order to guarantee that the latched data is correct.

It is a serial multi-master bus used to connect low speed peripherals to MCU.

Integral nonlinearity It is a term describing the maximum deviation between the ideal output of a DAC/ADC and

the actual output level.

Latch up current Current at which the latch up test is conducted according to JESD78 standard (at 125 °C)

Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding

change in output voltage of the device.

Scan The conversion of all sensor capacitances to digital values.

Setup time Period required to prepare a device, machine, process, or system for it to be ready to

function.

**Signal-to-noise ratio**The ratio between a capacitive finger signal and system noise.

SPI Serial peripheral interface is a synchronous serial data link standard.

# **Reference Documents**

■ Technical reference manual for CY8C20xx6 devices

■ In-system Serial Programming (ISSP) protocol for 20xx6 – AN2026C

■ Host Sourced Serial Programming for 20xx6 devices – AN59389



# **Document History Page**

Document Title: CY8C20336H/CY8C20446H Haptics Enabled CapSense <sup>®</sup> Controller Document Number: 001-56223				
Revision	ECN	Origin of Change	Submission Date	Description of Change
**	2787411	VZD/AESA	10/15/2009	New datasheet.
*A	3016550	KEJO/KPOL	08/26/2010	Added CY8C20346H part. Updated 24-pin QFN and 32-pin QFN package diagrams. Content and format updated to match latest template.
*B	3089844	JPM	11/18/10	In Table 26, modified $T_{LOW}$ and $T_{HIGH}$ min values to 42. Updated $T_{SS\_HIGH}$ min value to 50; removed max value.
*C	3180479	YVA	02/23/11	Removed CY8C20346H part Changed title from CapSense Applications to Haptics Enabled CapSense Controller Updated Table 29 with Time at Maximum Temperature information
*D	3638625	YLIU/BVI	06/06/2012	Updated $F_{SCLK}$ parameter in the SPI Slave AC Specifications table Updated Getting Started and Designing with PSoC Designer sections. Included Development Tools. Updated Software under Development Tool Selection section. Updated $F_{SCLK}$ parameter in the Table 26, "SPI Slave AC Specifications," on page 24. Changed $t_{OUT\_HIGH}$ to $t_{OUT\_H}$ in Table 25, "SPI Master AC Specifications," on page 23 Updated package diagrams: 001-13937 to *D 001-13191 to *F
*E	3822568	DST	11/27/2012	Updated package diagrams: 001-13937 to *E 001-42168 to *E 001-13191 to *G



Wireless/RF

# Sales, Solutions, and Legal Information

# **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products PSoC Solutions

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

cypress.com/go/wireless

Cypress.com/go/pic

Memory Cypress.com/go/memory

Optical & Image Sensing Cypress.com/go/image

PSoC Cypress.com/go/psoc

Touch Sensing Cypress.com/go/touch

USB Controllers Cypress.com/go/USB

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-56223 Rev. \*E

Revised November 27, 2012

Page 35 of 35