

# Four-Channel LCD Backlight Driver with Integrated Bias Power

## General Description

The RT4831A is an integrated four-channel backlight WLED driver with LCD bias supply for portable device. The backlight WLED driver supports up to 4P8S WLED configuration. Meanwhile, the driver maximum acceptable output voltage is 29V. Each channel current is controlled by the I<sup>2</sup>C interface and/or the external PWM input to achieve 11 bit LED current steps from 60μA to 30mA in exponential or linear mapping curves. The LCD bias supply is implemented with a Boost, a LDO and an inverting charge pump to provide positive and negative voltage. The LCD bias provides up to 150mA output current and the output voltage can be programmed via I<sup>2</sup>C interface from ±4V to ±6.5V with 50mV/step. The RT4831A is available in a WL-CSP-24B 1.84x2.68 (BSC) package.

## Ordering Information

RT4831A □

Package Type  
WSC : WL-CSP-24B 1.84x2.68 (BSC)

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

Suitable for use in SnPb or Pb-free soldering processes.

## Features

### System

- Hardware Enable Pin
- I<sup>2</sup>C Controlled Interface
- Over-Temperature Protection

### Backlight WLED Driver

- 2.7V to 5V Input Voltage Range
- Drives Up to 4P8S WLED Configuration (29V Maximum Output Voltage)
- External PWM Input and I<sup>2</sup>C Brightness Control
- 11 Bit Exponential and Linear Dimming Control
- Programmable Over-Voltage Protection
- Programmable Over-Current Protection
- Auto Operating Frequency (250kHz, 500kHz, 1MHz)
- WLED Current Ramp Up / Ramp Down Smoother


### LCD Bias Supply

- 2.7V to 5V Input Voltage Range
- Programmable Positive / Negative Output Voltage from ±4V to ±6.5V with 50mV/Step
- Programmable Boost Output Voltage from 4V to 7.15V with 50mV/Step
- 150mA Output Current Capability
- Output Short-Circuit Protection

## Applications

- LCD Panels with up to 32 LEDs
- Smartphone
- Tablet


## Marking Information



7H : Product Code  
W : Date Code


## Pin Configuration

(TOP VIEW)



WL-CSP-24B 1.84x2.68 (BSC)


## Simplified Application Circuit



## Functional Pin Description

Pin No.	Pin Name	Pin Function
A1	VNEG	Charge pump negative output. Connect a 10 $\mu$ F decouple ceramic capacitor between this pin and CP_GND pin.
A2	C-	Charge pump flying capacitor negative connection. Connect a 10 $\mu$ F ceramic capacitor between this pin and C+ pin.
A3	CP_GND	Charge pump ground.
A4	C+	Charge pump flying capacitor positive connection. Connect a 10 $\mu$ F ceramic capacitor between this pin and C- pin.
B1	IN	Input voltage connection. Connect a 10 $\mu$ F or larger decouple ceramic capacitor between this pin and ground.
B2	LCM_EN2	Enable input for LCD bias VNEG.
B3	LCM_EN1	Enable input for LCD bias VPOS.
B4	VPOS	LCD bias positive output. Connect a 10 $\mu$ F decouple ceramic capacitor between this pin and ground.
C1	LED4	Backlight LED current sink 4 input. Connect the cathode of LED string 4 to this pin.
C2	SCL	I <sup>2</sup> C serial clock input. An external pull-up resistor is required.
C3	SDA	I <sup>2</sup> C serial data input/output. An external pull-up resistor is required.
C4	LCM_OUT	LCD bias boost output. Connect a 10 $\mu$ F decouple ceramic capacitor between this pin and LCM_GND pin.
D1	LED3	Backlight LED current sink 3 input. Connect the cathode of LED string 3 to this pin.
D2	PWM	Backlight PWM dimming input.
D3	HWEN	Chip enable input.
D4	LCM_SW	LCD bias boost inductor connection.
E1	LED2	Backlight LED current sink 2 input. Connect the cathode of LED string 2 to this pin.
E2	AGND	Analog ground.
E3	LCM_GND	LCD bias boost ground.
E4	BL_GND	Backlight boost ground.
F1	LED1	Backlight LED current sink 1 input. Connect the cathode of LED string 1 to this pin.
F2	BL_OUT	Backlight boost output voltage sense connection.
F3, F4	BL_SW	Backlight boost inductor connection.

## Functional Block Diagram



**Absolute Maximum Ratings** (Note 1)

- IN, LCM\_EN2, LCM\_EN1, SCL, SDA, PWM, HWEN ----- -0.3V to 6V
- C+, VPOS, LCM\_OUT ----- -0.3V to 8.5V
- LCM\_SW ----- -0.3V to 8.5V  
(<200ns) ----- -2.7V to 18V
- VNEG, C- ----- -7V to 0.3V
- BL\_SW ----- -0.3V to 33V  
(<200ns) ----- -9V to 35V
- LED4, LED3, LED2, LED1, BL\_OUT ----- -0.3V to 30V
- Power Dissipation, PD @ TA = 25°C  
WL-CSP-24B 1.84x2.68 (BSC) ----- 2.69W
- Package Thermal Resistance (Note 2)  
WL-CSP-24B 1.84x2.68 (BSC), θJA ----- 37.1°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)  
HBM (Human Body Model) ----- 2kV

**Recommended Operating Conditions** (Note 4)

- Supply Input Voltage ----- 2.7V to 5V
- LCM\_EN1 and LCM\_EN2 Voltage ----- 0V to 1.8V
- Ambient Temperature Range ----- -40°C to 85°C
- Junction Temperature Range ----- -40°C to 125°C

**Electrical Characteristics**

(TA = 25°C, VIN = 3.6V, C1 = C2 = 10µF, C3 = C4 = 1µF, C5 = C9 = 10µF, C6 = C7 = C8 = 10µF, L1 = 4.7µH and L2 = 2.2µH, LCD Bias normal mode operation, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>System</b>						
Quiescent Current	I <sub>Q</sub>	HWEN = H, Backlight and LCD bias disabled	--	1	7	µA
	I <sub>Q_BL</sub>	HWEN = H, Backlight enabled at non-switching state, LCD bias disabled	--	1	1.4	mA
	I <sub>Q_LCM</sub>	HWEN = H, LCD bias enabled with no load in normal mode, Backlight disabled	--	0.5	1	mA
Leakage Current	I <sub>LEAK</sub>	HWEN = L	--	0.2	0.8	µA
IN Under-Voltage Lockout Threshold	UVLO	Rising	2.15	2.3	2.45	V
UVLO Hysteresis	UVLO_H		--	260	--	mV

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Backlight – Boost</b>						
Output Over-Voltage Threshold	VOUT_OV_BL	2.7V ≤ VIN ≤ 5V, 0x02[7:5] = 011 to 111	28.5	29	29.5	V
		2.7V ≤ VIN ≤ 5V, 0x02[7:5] = 010	24.5	25	25.5	
		2.7V ≤ VIN ≤ 5V, 0x02[7:5] = 001	20.5	21	21.5	
		2.7V ≤ VIN ≤ 5V, 0x02[7:5] = 000	16.3	17	17.7	
Current Sink Regulation Voltage	VHR	ILED = 5mA	--	120	--	mV
		ILED = 30mA	--	310	--	
Current Sink Minimum Regulation Voltage	VHR_min	ILED = 95% of ILED_nominal_5mA	--	30	50	mV
Low-Side MOSFET On Resistance	RON_LG_BL	From BL_SW pin to BL_GND pin	--	0.2	--	Ω
Inductor Peak Current Limit	ICL_PK_BL	2.7V ≤ VIN ≤ 5V, 0x11[1:0] = 11	1584	1800	2016	mA
		2.7V ≤ VIN ≤ 5V, 0x11[1:0] = 10	1320	1500	1680	
		2.7V ≤ VIN ≤ 5V, 0x11[1:0] = 01	1056	1200	1344	
		2.7V ≤ VIN ≤ 5V, 0x11[1:0] = 00	792	900	1008	
Switching Frequency	fsw_BL	2.7V ≤ VIN ≤ 5V, 0x03[7] = 1	900	1000	1100	kHz
		2.7V ≤ VIN ≤ 5V, 0x03[7] = 0	450	500	550	
Maximum Duty Cycle	DMAX_BL	2.7V ≤ VIN ≤ 5V	--	92	--	%
<b>Backlight – Current Sink</b>						
Minimum Output Current	ILED_MIN	2.7V ≤ VIN ≤ 5V, 0x04 = 01h, 0x05 = 00h, linear mode or exponential mode	--	60	--	µA
Maximum Output Current	ILED_MAX	2.7V ≤ VIN ≤ 5V, 0x04 = 07h, 0x05 = FFh, linear mode or exponential mode	--	30	--	mA
Current Accuracy	ILED_ACC	2.7V ≤ VIN ≤ 5V, 60µA ≤ ILED ≤ 30mA, linear mode or exponential mode	-3	--	3	%
Current Matching	ILED_MATCH1	2.7V ≤ VIN ≤ 5V, 60µA ≤ ILED ≤ 2mA, linear mode or exponential mode	-3	--	3	%
	ILED_MATCH2	2.7V ≤ VIN ≤ 5V, 2mA ≤ ILED ≤ 30mA, linear mode or exponential mode	-2	--	2	%
Current Step	ILED_STEP_LIN	linear mode (code to code)	--	14.63	--	µA
	ILED_STEP_EXP	Exponential mode (code to code)	--	0.3	--	%
<b>LCD Bias – Boost</b>						
Output Over-Voltage Threshold	VLCM_OV	2.7V ≤ VIN ≤ 5V	--	7.8	--	V
Output Voltage Range	VLCM		4	--	7.15	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Voltage Step			--	50	--	mV
Low-Side MOSFET On Resistance	RON_LG_LCM	From LCM_SW pin to LCM_GND pin	--	290	--	mΩ
High-Side MOSFET On Resistance	RON_HG_LCM	From LCM_SW pin to LCM_OUT pin	--	170	--	mΩ
Inductor Valley Current Limit	I <sub>CL_VALLEY_LCM</sub>		--	1	--	A
Switching Frequency	f <sub>SW_LCM</sub>	V <sub>LCM</sub> = 6V, operating under CCM	2.1	2.5	2.9	MHz
<b>LCD Bias – VPOS</b>						
Output Voltage Range	V <sub>POS</sub>		4	--	6.5	V
Output Voltage Step			--	50	--	mV
Output Voltage Accuracy	V <sub>POS_ACC</sub>	V <sub>POS</sub> = 5.4V	-1.5	--	1.5	%
Maximum Output Current	I <sub>POS_MAX</sub>		150	--	--	mA
Output Current Limit	I <sub>POS_CL</sub>		--	180	--	mA
Dropout Voltage	V <sub>DROP_POS</sub>	V <sub>POS</sub> = 5.7V, I <sub>POS</sub> = 80mA (Note 5)	--	--	160	mV
Output Discharge Resistor	R <sub>DIS_POS</sub>		30	80	270	Ω
<b>LCD Bias – VNEG</b>						
Output Voltage Range	V <sub>NEG</sub>		-6.5	--	-4	V
Output Voltage Step			--	50	--	mV
Output Voltage Accuracy	V <sub>NEG_ACC</sub>	V <sub>NEG</sub> = -5.4V	-1.5	--	1.5	%
Maximum Output Current	I <sub>NEG_MAX</sub>		150	--	--	mA
Output Current Limit	I <sub>NEG_CL</sub>		--	200	--	mA
Charge-Pump MOSFET On Resistance	R <sub>ON_Q1</sub>		--	469	--	mΩ
	R <sub>ON_Q2</sub>		--	280	--	
	R <sub>ON_Q3</sub>		--	100	--	
	R <sub>ON_Q4</sub>		--	183	--	
Output Discharge Resistor	R <sub>DIS_NEG</sub>		--	6	20	Ω

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Input Logic (HWEN, PWM, LCM_EN1 and LCM_EN2)</b>						
HWEN Pull Down Resistor	RPD_HWEN		--	300	--	kΩ
PWM Pull Down Resistor	RPD_PWM		--	300	--	kΩ
LCM_EN1/ LCM_EN2 Pull Down Resistor	RPD_LCMEN		--	300	--	kΩ
Input Logic Low	VIL	2.7V ≤ V <sub>IN</sub> ≤ 5V	0	--	0.4	V
Input Logic High	VIH	2.7V ≤ V <sub>IN</sub> ≤ 5V (Note 6)	1.2	--	V <sub>IN</sub>	V

**Note 1.** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.

**Note 5.** Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value.

**Note 6.** The maximum voltage applied on LCM\_EN1 and LCM\_EN2 should be less than V<sub>IN</sub> - 1V.

## System Characteristics

The following specifications are guaranteed by design and are not performed in production testing. (T<sub>A</sub> = 25°C, V<sub>IN</sub> = 3.6V, C<sub>1</sub> = C<sub>2</sub> = 10μF, C<sub>3</sub> = C<sub>4</sub> = 1μF, C<sub>5</sub> = C<sub>9</sub> = 10μF, C<sub>6</sub> = C<sub>7</sub> = C<sub>8</sub> = 10μF, L<sub>1</sub> = 4.7μH and L<sub>2</sub> = 2.2μH, LCD Bias normal mode operation, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>System</b>						
Over-Temperature Protection	OTP		--	140	--	°C
Over-Temperature Protection Hysteresis	OTP_H		--	20	--	°C
<b>HWEN, LCM_EN1 and LCM_EN2 Control</b>						
HWEN Enable Deglitch	t <sub>ON</sub> _DEG_HWEN	Slave address available	--	60	--	ns
HWEN Disable Deglitch	t <sub>OFF</sub> _DEG_HWEN	Slave address unavailable	--	200	--	ns
LCM_EN1 / LCM_EN2 Enable Deglitch	t <sub>ON</sub> _DEG_LCM_EN	LCD bias VPOS/ VNEG enabled	--	30	--	ns

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
LCM_EN1 / LCM_EN2 Disable Deglitch	tOFF_DEG_LCM_EN	LCD bias VPOS/ VNEG disabled	--	75	--	ns
<b>Backlight – Boost</b>						
Efficiency	Eff_BL	ILED = 5mA per LED string, 4P6S	--	90	--	%
<b>Backlight – PWM Dimming Control</b>						
PWM Frequency Range	fPWM		50	--	50000	Hz
PWM Minimum On Time	tON_MIN_PWM	PWM sample rate = 24MHz	183.3	--	--	ns
		PWM sample rate = 4MHz	1100	--	--	
		PWM sample rate = 1MHz	4400	--	--	
PWM Minimum Off Time	tOFF_MIN_PWM	PWM sample rate = 24MHz	183.3	--	--	ns
		PWM sample rate = 4MHz	1100	--	--	
		PWM sample rate = 1MHz	4400	--	--	
PWM Resolution	PWMRES	fPWM = 2kHz to 11kHz, select PWM sample rate = 24MHz fPWM = 200Hz to 2kHz, select PWM sample rate = 4MHz fPWM = 50Hz to 500Hz, select PWM sample rate = 1MHz	--	11	--	bits
Turn On Delay Time	tSTART_UP	PWM sample rate = 4MHz, PWM duty from 0% to 50%	--	3.5	--	ms
PWM Shutdown Period	tSTBY	PWM sample rate = 24MHz	0.54	0.6	0.66	ms
		PWM sample rate = 4MHz	0.27	3	3.3	
		PWM sample rate = 1MHz	22.5	25	27.5	
PWM Deglitch Time	tDEG_PWM	2.7V ≤ VIN ≤ 5V, 0x10[2:1] = 11	--	200	--	ns
		2.7V ≤ VIN ≤ 5V, 0x10[2:1] = 10	--	160	--	
		2.7V ≤ VIN ≤ 5V, 0x10[2:1] = 01	--	100	--	
		2.7V ≤ VIN ≤ 5V, 0x10[2:1] = 00	--	0	--	
<b>LCD Bias – Boost</b>						
Start-Up Time	tST_LCM	Channel enabled command (I <sup>2</sup> C or LCM_ENx) to V <sub>LCM</sub> = 100% of setting	--	--	2.5	ms
Efficiency	Eff_LCM	V <sub>LCM</sub> = 5.9V, 6mA ≤ I <sub>LCM</sub> ≤ 160mA, L <sub>2</sub> = 2.2μH (use DEF201610F-2R2M=P2)	--	92	--	%
Load Transient	VLOAD_TRAN_LCM	V <sub>LCM</sub> = 5.8V, I <sub>LCM</sub> = 0mA to 150mA, tr = tf = 1.5μs	-150	--	150	mV
Line Transient	VLINE_TRAN_LCM	I <sub>LCM</sub> = 30mA, VIN = 3.35V to 3.85V, V <sub>LCM</sub> = 5.7V, SR <sub>r</sub> = SR <sub>f</sub> = 100mV/μs, 200Hz, 12.5% duty cycle	-50	25	50	mV
Output Ripple Voltage	V RIPPLE1_LCM	I <sub>LCM</sub> = 5mA, C <sub>5</sub> = 20μF (nominal)	--	50	--	mV
	V RIPPLE2_LCM	I <sub>LCM</sub> = 50mA, C <sub>5</sub> = 20μF (nominal)	--	50	--	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>LCD Bias – VPOS</b>						
Start-Up Time	t <sub>TST_POS</sub>	V <sub>POS</sub> = 0% to 100% of setting, 0x0A[5:4] = 01, C <sub>6</sub> = 10μF	--	800	--	μs
Peak Start-Up Inrush Current	I <sub>IN_POS_START_UP</sub>	V <sub>LCM</sub> = 6.3V, V <sub>POS</sub> = 5.8V, C <sub>6</sub> = 10μF	--	--	250	mA
Load Transient	V <sub>LOAD_TRAN_POS</sub>	I <sub>POS</sub> = 0mA to 50mA, V <sub>LCM</sub> = 5.8V, V <sub>POS</sub> = 5.5V, t <sub>r</sub> = t <sub>f</sub> = 1μs, C <sub>6</sub> = 10μF (nominal)	--	50	--	mV
		I <sub>POS</sub> = 0mA to 150mA, V <sub>LCM</sub> = 6.15V, V <sub>POS</sub> = 5.8V, t <sub>r</sub> = t <sub>f</sub> = 10μs, C <sub>6</sub> = 10μF (nominal)	--	50	--	
Line Transient	V <sub>LINE_TRAN_POS</sub>	I <sub>POS</sub> = 5mA, V <sub>LCM</sub> = 5.8V, V <sub>POS</sub> = 5.5V, V <sub>IN</sub> = 3.35V to 3.85V, SR <sub>r</sub> = SR <sub>f</sub> = 100mV/μs, 200Hz, 12.5% duty cycle	-50	25	50	mV
Load Regulation	V <sub>LOAD_REG_POS</sub>	0mA ≤ I <sub>POS</sub> ≤ 150mA	--	--	20	mV
Output Ripple Voltage	V <sub>RIPPLE_POS</sub>	0mA ≤ I <sub>POS</sub> ≤ 150mA	--	--	10	mV
Power Supply Rejection Ratio	PSRR_POS	f = 10Hz to 500kHz, I <sub>POS</sub> = 40mA, V <sub>LCM</sub> – V <sub>POS</sub> ≥ 300mV	25	--	--	dB
<b>LCD Bias – VNEG</b>						
Start-Up Time	t <sub>TST_NEG</sub>	V <sub>NEG</sub> = 0% to 100% of setting, 0x0A[3:0] = 0001, C <sub>7</sub> = 10μF	--	1.5	--	ms
Efficiency	Eff1_NEG	V <sub>LCM</sub> = 5.7V, V <sub>NEG</sub> = -5.4V, -15mA ≤ I <sub>NEG</sub> ≤ -5mA	89	--	92	%
	Eff2_NEG	V <sub>LCM</sub> = 5.7V, V <sub>NEG</sub> = -5.4V, -80mA ≤ I <sub>NEG</sub> ≤ -15mA	92	--	93	%
Load Transient	V <sub>LOAD_TRAN_NEG</sub>	I <sub>NEG</sub> = 0mA to -50mA, V <sub>LCM</sub> = 5.7V, V <sub>NEG</sub> = -5.4V, t <sub>r</sub> = t <sub>f</sub> = 1μs, C <sub>7</sub> = 10μF (nominal)	--	100	--	mV
		I <sub>NEG</sub> = 0mA to -150mA, V <sub>LCM</sub> = 6.15V, V <sub>NEG</sub> = -5.8V, t <sub>r</sub> = t <sub>f</sub> = 10μs, C <sub>7</sub> = C <sub>8</sub> = 10μF (nominal)	--	150	--	
Line Transient	V <sub>LINE_TRAN_NEG</sub>	I <sub>NEG</sub> = -5mA, V <sub>LCM</sub> = 5.7V, V <sub>NEG</sub> = -5.4V, V <sub>IN</sub> = 3.35V to 3.85V, SR <sub>r</sub> = SR <sub>f</sub> = 100mV/μs, 200Hz, 12.5% duty cycle	-50	25	50	mV
Output Ripple Voltage	V <sub>RIPPLE_NEG</sub>	I <sub>NEG</sub> = 0mA to -150mA, V <sub>LCM</sub> = 6.15V, V <sub>NEG</sub> = -5.8V, C <sub>7</sub> = C <sub>8</sub> = 10μF (nominal)	--	--	100	mV
<b>I<sup>2</sup>C Characteristics</b>						
SCL, SDA High-Level Input Threshold Voltage	V <sub>IH_I2C</sub>		1.26	--	2.3	V

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
SCL, SDA Low-Level Input Threshold Voltage	VIL_I2C		-0.5	--	0.54	V
SDA Digital Output Low	VOL_I2C		--	--	0.36	V
SCL Clock Frequency	fCLK		--	--	1000	kHz
Bus Free Time between Stop and Start Condition	tBUF		0.5	--	--	μs
(Repeated) Start Hold Time	tHD;STA		0.26	--	--	μs
(Repeated) Start Setup Time	tsU;STA		0.26	--	--	μs
STOP Condition Setup Time	tsU;STO		0.26	--	--	μs
SDA Data Hold Time	tHD;DAT		0.1	--	--	ns
SDA Valid Time	tVD;DAT		--	--	0.45	μs
SDA Valid Acknowledge Time	tVD;ACK		--	--	0.45	μs
SDA Setup Time	tsU;DAT		50	--	--	ns
SCL Clock Low Time	t <sub>LOW</sub>		0.5	--	--	μs
SCL Clock High Time	t <sub>HIGH</sub>		0.26	--	--	μs

## Typical Application Circuit






















Table 1. Component List of Evaluation Board







Reference	Qty	Part Number	Description	Package	Manufacturer
C1, C2	1	GRM155R60J106ME44D	10μF/6.3V/X5R	0402	MURATA
C3, C4	1	UMK212ABJ105KD-T	1μF/50V/X5R	0805	TAIYO
C5, C9	1	GRM188R61C106MA73D	10μF/16V/X5R	0603	MURATA
C6, C7, C8	1	GRM188R61A106MAAL	10μF/10V/X5R	0603	MURATA
D1	1	PMEG4010EPK	1A/40V	DFN1608D-2	NEXPERIA
L1	1	VLS252010HBU-4R7M	4.7μH/1.84A/329mΩ	252010	TDK
L2	1	SPH201610H2R2MT	2.2μH/1.45A/264mΩ	201610	SUNLORD







## Typical Operating Characteristics



















































**POS Load Transient****POS Load Transient****POS Load Transient****POS Load Transient****NEG Load Transient****NEG Load Transient**

**NEG Load Transient****NEG Load Transient**

## Application Information

The RT4831A is a single chip which includes a four-channel backlight WLED driver and a LCD bias supply.

### System Under-Voltage Protection

The RT4831A does not operate with  $V_{IN}$  voltage below the Under-Voltage Lock Out (UVLO) level. There is a typical 260mV hysteresis implemented to avoid unstable on/ off behavior. The device is initialized in its default state after  $V_{IN}$  voltage recovers from UVLO.

### Thermal Protection

The RT4831A features an over-temperature protection (OTP). When the junction temperature exceeds typical 140°C, OTP will be triggered to shut down the device and the OTP flag bit 0x0F[6] is set 1 for notification. When the RT4831A recovers from OTP, it can re-start only with resetting channel enable registers (0x08 for Backlight and 0x09 for LCD bias).

### Chip Enable and Disable Control

The HWEN pin controls the RT4831A start up without enabling channels. If HWEN pin is at low state, the RT4831A is in shutdown down mode and I<sup>2</sup>C will return NACK to any request. When HWEN pin is at high state, the device is in standby mode and all channels are controllable via I<sup>2</sup>C with corresponding ENABLE commands. There are built-in resistors on HWEN, LCM\_EN1, LCM\_EN2 and PWM pins to keep at low state if pins are left unconnected.

### Backlight and LCD Bias Control

- **Backlight**

- ▶ **Operation Control**

The RT4831A backlight can be controlled by different parameters. Table 1 describes the different backlight operating states.

**Table 1. Backlight Control**

HWEN	BLED_EN 0x08[4]	BLED_CHx_ EN 0x08[3:0]	Brightness Code 0x04[2:0] & 0x05[7:0]	BLED_ PWM_EN 0x02[0]	PWM Pin	BLED_CHx_ FB_DISABLE 0x10[6:3]	Status
0	X	X	X	X	X	X	Shutdown
1	0	X	X	X	X	X	Standby
1	1	0000	X	X	X	0000	Standby
1	1	1111	= 0	X	X	0000	Standby
1	1	1111	> 0	0	X	0000	ILEDx = BLED Brightness
1	1	1111	> 0	1	Duty = 0	0000	Standby
1	1	1111	> 0	1	Duty > 0	0000	ILEDx = (BLED Brightness x PWM Duty)
1	1	1111	> 0	1	Duty > 0	1111	Standby



Figure 1. Power Sequence with  $I^2C$ 

Figure 2. Power Sequence with PWM

### ► Register Programming

The following registers or bits must be programmed while the register bit 0x08[4] = 0 (BLED\_EN) and register bit 0x08[3:0] = 0 (BLED\_CHx\_EN).

- ◆ **Register 0x02[0] (BLED\_PWM\_EN)**
- ◆ **Register 0x02[1] (BLED\_PWM\_RAMP\_EN)**
- ◆ **Register 0x02[2] (BLED\_CONFIG)**
- ◆ **Register 0x02[3] (BLED\_CODE)**
- ◆ **Register 0x03[1:0] (BLED\_PWM\_HYS)**
- ◆ **Register 0x03[2] (BLED\_PWM\_SAMPLE)**
- ◆ **Register 0x03[6:3] (BLED\_RAMPTIME)**
- ◆ **Register 0x06 (BLED\_AFLT)**
- ◆ **Register 0x07 (BLED\_AFHT)**
- ◆ **Register 0x10[0] (BLED\_PWM\_24MHz\_SAMPLE)**
- ◆ **Register 0x10[2:1] (BLED\_PWM\_DEGLITCH)**
- ◆ **Register 0x10[6:3] (BLED\_CHx\_FB\_DISABLE)**
- ◆ **Register 0x14[1:0] (BLED\_SMOOTH\_EN)**

### ► LED Brightness Current Control and PWM Brightness Dimming

The LED brightness current level is controlled via the register only ( $I^2C$ ) or the register together with PWM duty cycle ( $I^2C + PWM$ ). The brightness maps to the LED current can be set either linear mapping or exponential mapping.

When register 0x02[0] = 0 (BLED\_PWM\_EN), the LED current is set via the register and each channel output current for the 11 bits brightness code can be approximate by below equation.

#### ◆ Linear Mode

$$I_{LED} = 45.37\mu A + 14.63\mu A \times \text{brightness code}$$

#### ◆ Exponential Mode

$$I_{LED} = 60\mu A \times 1.003040572^{\text{brightness code}}$$

When register 0x02[0] = 1 (BLED\_PWM\_EN), the IC built-in PWM dimming function is activated to participate in controlling the LED brightness current. Each channel output current for the 11 bits brightness code can be approximate by below equation.

#### ◆ Linear Mode (PWM)

$$I_{LED} = 45.37\mu A + 14.63\mu A \times \text{brightness code} \times \text{PWM Duty}$$

#### ◆ Exponential Mode (PWM)

$$I_{LED} = 60\mu A \times 1.003040572^{\text{brightness code}} \times \text{PWM Duty}$$

### ► PWM Resolution and Input Frequency Range

The PWM input frequency must be operated at range from 50Hz to 50kHz. To achieve the full 11-bit maximum resolution of PWM duty cycle to the LED brightness code, the input PWM duty cycle must be  $\geq 11$ -bits, and the PWM sample period ( $1/f_{SAMPLE}$ ) must be smaller than the minimum PWM input pulse width. Figure 3 shows the ideal maximum resolutions based on the input PWM frequency. The minimum PWM frequency for each PWM sample rate is based on PWM timeout. Note to set register 0x08[4] = 0 (BLED\_EN) before changing the different PWM sampling rate.




Figure 3. PWM Sample Rate, Resolution, and PWM Input Frequency



**Table 2. Input Quiescent with Different Dimming Mode**

Dimming Mode	Typical Input Quiescent Current ILED = 30mA/string, 4P4S
I <sup>2</sup> C mode	1.75mA
PWM mode, Sample rate = 1MHz	2.18mA
PWM mode, Sample rate = 4MHz	2.21mA
PWM mode, Sample rate = 24MHz	2.37mA

### ► PWM Ramper

The PWM ramper smooths the transition from one brightness value to another. If register 0x02[1] = 0, the PWM duty cycle is multiplied with the I<sup>2</sup>C brightness code at the output of the ramper and there is no current ramping between PWM duty

cycle change. When 0x02[1] = 1, ramper is activated and ramping is achieved between I<sup>2</sup>C x PWM currents. Register 0x03[6:3] is used to set up the up and down ramp time. Ramp time is always same regardless the amount of change in brightness.

Figure 4. I<sup>2</sup>C + PWM Brightness Control, 0x02[1] = 0, PWM Ramper DisabledFigure 5. I<sup>2</sup>C + PWM Brightness Control, 0x02[1] = 1, PWM Ramper Enabled

#### ► PWM Hysteresis

The RT4831A provides unidirectional hysteresis design to prevent jitter at the input PWM signal without reducing the resolution. There are 4 selectable hysteresis settings with register 0x03[1:0]. The hysteresis options for the 1MHz and 4MHz PWM sample rate settings are 1, 2, 4, and 6 bits and for the 24MHz PWM sample rate setting are 0, 1, 2, and 3 bits. Note to set register 0x08[4] = 0 (BLED\_EN) before changing the different PWM hysteresis. Refer to below figure for explanations.

- (a) PWM duty changes with the same direction. (increase or decrease) LED current changes following the new PWM duty even it does not overcome the PWM hysteresis.

- (b) PWM duty changes with reverse direction of the previous duty.
- (b-1) If the new PWM duty does not overcome the hysteresis, the LED current keeps the original value without any change.
- (b-2) If the new PWM duty overcomes the hysteresis, the LED current changes following the changed PWM duty.




Figure 6. PWM Hysteresis

#### ► PWM Timeout

The RT4831A features PWM timeout function to turn off boost output if no PWM pulse detected when the PWM dimming is enabled. The timeout duration changes based on the PWM sample rate selected which results in a minimum supported PWM input frequency.

Table 3. PWM Timeout & Minimum Supported PWM Frequency

Sample Rate	Time Out	Minimum PWM Frequency
1MHz	25ms	48Hz
4MHz	3ms	400Hz
24MHz	0.6ms	2000Hz

#### ► PWM-to-Digital Code Readback

In PWM mode, the register 0x12[7:0] and 0x13[2:0] can read back the 11 bits PWM duty detector result. With example of readback value 0x3FF (decimal 1023), the PWM duty is calculated approximately 50%. (1023/2047)

#### ► Minimum Regulated Headroom Voltage

To optimize the system efficiency, the RT4831A integrates a minimum regulated headroom voltage function with good ILED accuracy and matching performance. Following graph is the VLED tracking target for the minimum one of the VLED strings that is enable.




Figure 7. Linear Regulated Headroom Voltage vs. Programmed LED Current

#### ► Boost Switching Frequency

The RT4831A serves 2 fixed switching frequency (1MHz and 0.5MHz) and auto-frequency function (1MHz, 0.5MHz and 0.25MHz) to optimize the boost efficiency. When both registers 0x06 (AFLT) and 0x07 (AFHT) are zero code, the boost switching frequency is fixed and the value is set via the register 0x03[7].

Auto-frequency mode is enabled whenever there is non-zero code in either register 0x06 or register 0x07. With comparison of registers 0x05[7:0] (Brightness MSB), 0x06[7:0] and 0x07[7:0], the RT4831A auto switchovers different switching frequency. Table 4 gives an example of boost switching frequency setting. Note the inductor selection and OCP level need to be taken into consideration with different applications.

**Table 4. Boost Switching Frequency Setting Example**

Brightness MSB 0x05[7:0]	BLED_BST_FREQUENCY 0x03[7]	BLED_AFLT 0x06[7:0]	BLED_AFHT 0x07[7:0]	Switching Frequency
X	0	0x00	0x00	0.5MHz (Fixed)
X	1	0x00	0x00	1MHz (Fixed)
< 0x40	X	0x40	0x80	0.25MHz (Auto)
0x40 ≤ & < 0x80	X	0x40	0x80	0.5MHz (Auto)
≥ 0x80	X	0x40	0x80	1MHz (Auto)

#### • LCD Bias

##### ► Operation Control

The RT4831 LCD bias provides four different operating modes (Normal, Auto, Wake1 and Wake2) for flexible application. Registers 0x09[7:5] are used to control the operating mode.

**Table 5. LCD Bias Control**

HWEN	DSV_MODE_EN 0x09[7:5]	DSV_VPOS_EN 0x09[2]	DSV_VNEG_EN 0x09[1]	DSV_EXTERNAL_EN 0x09[0]	LCM_EN1	LCM_EN2	Status
Low	XXX	X	X	X	X	X	Shutdown
High	000	X	X	X	X	X	Standby
High	100	0	0	0	X	X	Normal Mode Standby
High	100	X	X	1	0	0	Normal Mode Standby
High	100	1	0	0	X	X	Normal Mode Channel enabled via I <sup>2</sup> C VPOS = 0x0D setting target VNEG is off state
High	100	0	1	0	X	X	Normal mode Channel enabled via I <sup>2</sup> C VPOS is off state VNEG = 0x0E setting target

<b>HWEN</b>	<b>DSV_MODE_EN 0x09[7:5]</b>	<b>DSV_VPOS_EN 0x09[2]</b>	<b>DSV_VNEG_EN 0x09[1]</b>	<b>DSV_EXTERNAL_EN 0x09[0]</b>	<b>LCM_EN1</b>	<b>LCM_EN2</b>	<b>Status</b>
High	100	1	1	0	X	X	Normal mode Channel enabled via I <sup>2</sup> C VPOS = 0x0D setting target VNEG = 0x0E setting target
High	100	X	X	1	1	0	Normal mode Channel enabled via external pin VPOS = 0x0D setting target VNEG is off state
High	100	X	X	1	0	1	Normal mode Channel enabled via external pin VPOS is off state VNEG = 0x0E setting target
High	100	X	X	1	1	1	Normal mode Channel enabled via external pin VPOS = 0x0D setting target VNEG = 0x0E setting target
High	101	1	1	0	X	X	Auto sequence mode Channel enabled via I <sup>2</sup> C VPOS = 0x0D setting target VNEG = 0x0E setting target
High	101	X	X	1	X	1	Auto sequence mode Channel enabled via LCM_EN2 VPOS = 0x0D setting target VNEG = 0x0E setting target
High	110	1	1	X	X	0	Wake1 Mode Standby
High	110	0	0	X	X	1	Wake1 Mode Standby
High	110	1	0	X	X	1	Wake1 Mode VPOS = VIN VNEG is off state
High	110	0	1	X	X	1	Wake1 Mode VPOS is off state VNEG = -VIN
High	110	1	1	X	X	1	Wake1 Mode VPOS = VIN VNEG = -VIN
High	111	1	1	X	X	0	Wake2 Mode Standby
High	111	0	0	X	X	1	Wake2 Mode Standby
High	111	1	0	X	X	1	Wake2 Mode VPOS = 0x0D setting target VNEG is off state

HWEN	DSV_MODE_EN 0x09[7:5]	DSV_VPOS_EN 0x09[2]	DSV_VNEG_EN 0x09[1]	DSV_EXTERNAL_EN 0x09[0]	LCM_EN1	LCM_EN2	Status
High	111	0	1	X	X	1	Wake2 Mode VPOS is off state VNEG = 0x0E setting target
High	111	1	1	X	X	1	Wake2 Mode VPOS = 0x0D setting target VNEG = 0x0E setting target

#### ► Normal Mode Control Setting

POS and NEG outputs are regulated to programmed values with normal mode operation. The channel on-off setting of POS and NEG can be programmed via I<sup>2</sup>C with dedicated registers or external pins.

- ◆ Registers 0x09[2]/ 0x09[1] are able to software control POS/ NEG on-off.
- ◆ With register 0x09[0]=1, LCM\_EN1/ LCM\_EN2 are used to hardware control POS/ NEG on-off.




Figure 8. Example for Normal Mode with I<sup>2</sup>C Software Control or External Pins Control

#### ► Auto Mode Control Setting

In auto mode, POS and NEG are on or off in sequence. Within power on sequence, VPOS voltage ramp up to the programmed value, then VNEG voltage starts to ramp down to its programmed value after 1.2ms (typ.). Within power-off sequence, VNEG voltage drops to 0V then VPOS starts to turn off after 1.2ms (typ.). Channels on-off setting can be programmed via I<sup>2</sup>C with dedicated registers or external pin.

- ◆ Registers 0x09[2] and 0x09[1] are able to software control POS and NEG on-off. Note only both above register bits are written 1, there will be output voltage VPOS and VNEG.
- ◆ With register 0x09[0] = 1, LCM\_EN2 is used to hardware control POS and NEG on-off.



Figure 9. Example for Auto Mode with I<sup>2</sup>C Software Control

Figure 10. Example for Auto Mode with External Pin Control

#### ► Wake1 Mode Control Setting

In wake1 mode, the RT4831A passes  $V_{IN}$  through to the LCM boost output, the enabled POS and NEG outputs. Due to the impedance of the LCM boost, the POS LDO and the NEG charge pump, the respective outputs are regulated close to  $V_{IN}$  only at very light load current and drops as the load increases. POS and NEG on-off setting can be controlled only by external pin.

- ◆ Registers 0x09[2]/ 0x09[1] with external pin LCM\_EN2 are used to control POS/ NEG on-off.




Figure 11. Example for Wake1 Mode with External Pin Control

#### ► Wake2 Mode Control Setting

In wake2 mode, the VPOS and VNEG are regulated to programmed values. POS and NEG on-off setting can be controlled only by external pin.

- ◆ Registers 0x09[2]/ 0x09[1] with external pin LCM\_EN2 are used to control POS/ NEG on-off.




Figure 12. Example for Wake2 Mode with External Pin Control

### ► Output Voltage Setting

The RT4831A LCD bias output voltage VLCM, VPOS and VNEG can be programmed via I<sup>2</sup>C with dedicated registers.

#### ◆ LCM

Register 0x0C[5:0] is used to control LCM output voltage ranges from 4V to 7.15V with 50mV step. It is recommended to select VLCM with the estimation :  $V_{LCM} = \max(V_{POS}, |V_{NEG}|) + V_{HR}$ , where  $V_{HR} \geq 200\text{mV}$  for lower currents and  $V_{HR} \geq 300\text{mV}$  for higher currents.

#### ◆ POS

Register 0x0D[5:0] is used to control POS output voltage ranges from 4V to 6.5V with 50mV step. Note the new programmed voltage is not output when channel is at on state. It takes effect only after the channel is disabled and re-enabled.

#### ◆ NEG

Register 0x0E[5:0] is used to control NEG output voltage ranges from -4V to -6.5V with 50mV step. Note the new programmed voltage is not output when channel is at on state. It takes effect only after the channel is disabled and re-enabled.

### ► Output Active Discharge Setting

The RT4831A integrates internal switch resistors to actively discharge the output voltage when the channel is off.

The POS active discharge function is controlled by register 0x09[4].

The NEG active discharge function is controlled by register 0x09[3].

### Channel Protection Features

The RT4831A equips boost output Over-Voltage Protection and LED Over-Current Protection for backlight; LCM output Over-Voltage Protection, and POS/NEG output Short-Circuit Protection for LCD bias, to prevent the device from damages causing by abnormal operation or fault conditions. (over-load, short-circuit, soldering issue...etc.)

### • Backlight

#### ► Boost Output Over-Voltage Protection

The OVP function prevents the RT4831A from being damaged when LED with no connection or any open circuit conditions. Via the registers 0x02[7:5] and 0x02[4], the RT4831A sets the BLED OVP flag, register 0x0F[1] = 1 for notification or OVP flag with backlight shutdown when over-voltage found on the output terminal. Disabling the OVP shutdown (0x02[4] = 0) function when the quick dimming (>10mA/500μs) application such as CABC to avoid triggering the OVP shutdown.

#### ► Over-Current Protection

There are four selectable OCP thresholds with the register 0x11[1:0]. When the inductor current reaches the low-side MOSFET peak current limit threshold, the low-side MOSFET will be turned-off. Meanwhile, the register 0x0F[0] is set 1 for notification. The maximum inductor current is decided by the inductor current rising rate and the response delay time of the internal network.

Below tables are the OCP level setting recommendations for different applications without triggering OCP. Note the inductor saturation current selected should be higher than OCP level.

<b>L = 4.7μH</b>	<b>30mA</b>	<b>25mA</b>	<b>20mA</b>
4P4S	1.5A	1.2A	0.9A
4P5S	1.8A	1.5A	1.2A
4P6S	1.8A	1.5A	1.5A
4P7S	1.8A	1.8A	1.5A
4P8S	1.8A	1.8A	1.5A

<b>L = 10μH</b>	<b>30mA</b>	<b>25mA</b>	<b>20mA</b>
4P4S	1.2A	0.9A	0.9A
4P5S	1.5A	1.2A	0.9A
4P6S	1.8A	1.5A	1.2A
4P7S	1.8A	1.5A	1.2A
4P8S	1.8A	1.8A	1.5A

For different LED applications, the following tables show the  $V_{IN}$  operating range due to the maximum duty and OCP limitation.

<b>L = 4.7μH</b>	<b>30mA</b>	<b>25mA</b>	<b>20mA</b>
4P4S	2.5 to 5V	2.5 to 5V	2.5 to 5V
4P5S	2.5 to 5V	2.5 to 5V	2.5 to 5V
4P6S	2.5 to 5V	2.5 to 5V	2.5 to 5V
4P7S	2.7 to 5V	2.5 to 5V	2.5 to 5V
4P8S	3.1 to 5V	2.7 to 5V	2.5 to 5V

<b>L = 10μH</b>	<b>30mA</b>	<b>25mA</b>	<b>20mA</b>
4P4S	2.5 to 5V	2.5 to 5V	2.5 to 5V
4P5S	2.5 to 5V	2.5 to 5V	2.5 to 5V
4P6S	2.7 to 5V	2.5 to 5V	2.5 to 5V
4P7S	2.9 to 5V	2.7 to 5V	2.5 to 5V
4P8S	3.1 to 5V	2.9 to 5V	2.7 to 5V

## • LCD Bias

### ► LCM Output Over-Voltage Protection

The RT4831A monitors the LCM output voltage to protect LCM\_OUT and LCM\_SW from exceeding safe operating voltages. If output voltage  $V_{LCM}$  reaches the over-voltage threshold 7.8V (typ.), the RT4831A sets the LCM OVP flag, register 0x0F[5] for notification. Once the OVP condition is removed, the flag can be cleared with an I<sup>2</sup>C read back of the register. The RT4831A only reports LCM OVP condition and does not shutdown the LCM bias.

### ► LCM Inductor Over-Current Protection

When the loading current is increased such that the inductor current is above the high-side MOSFET valley current limit threshold, the off-time is increased until the inductor current is decreased to valley current threshold. The maximum inductor current is decided by the high-side MOSFET valley current limit level and internal designed inductor current ripple.

### ► POS Output Short-Circuit Protection

If the output current at POS exceeds 180mA (typ.), the RT4831A sets the POS SCP flag, register 0x0F[3]. Register 0x0A[7:6] configures the IC behavior for the POS SCP. Three options are report flag, report flag with shutdown POS/ NEG, and report flag with shutdown POS/ NEG/ Backlight. Once the output over current condition is removed, the flag can be cleared with an I<sup>2</sup>C read back of the register. To avoid falsely triggering a short-circuit condition, the register 0x0B[3:2] provides four programmable POS short-circuit filter options : 100μs, 500μs, 1ms, and 2ms.

### ► NEG Output Short-Circuit Protection

Once the VNEG output voltage rise above 79% (typ.) of its programmed value, the RT4831A sets the NEG SCP flag, register 0x0F[2]. Register 0x0A[7:6] configures the IC behavior for the NEG SCP. Three options are report flag, report flag with shutdown POS/ NEG, and report flag with shutdown POS/ NEG/ Backlight. Once the output voltage goes back to 82% (typ.) of its programmed value, the flag can be cleared with an I<sup>2</sup>C read back of the register. To avoid falsely triggering a short-circuit condition, the register 0x0B[1:0] provides four programmable NEG short-circuit filter options : 100μs, 500μs, 1ms, and 2ms.

Table 6. Protection

Channel	Type	Threshold (typ.)	Deglitch Time (typ.)	Protection	Reset and Threshold (typ.)
System	UVLO	$V_{IN} \leq 2.04V$	NA	IC Shutdown	$V_{IN} \geq 2.3V$
	OTP	Temperature $\geq 140^{\circ}C$	NA	Flag with shutdown display bias and backlight	Temperature $\leq 120^{\circ}C$
Backlight	BLED OVP	$V_{OUT} \geq V_{OUT\_OV\_BL}$	Occur 32μs every 500μs cycling time	0x02[4] 0 : Flag only (default) 1 : Flag with shutdown backlight	$V_{OUT} \leq V_{OUT\_OV\_BL}$
	BLED OCP	$I_{BL\_SW} \geq I_{CL\_PK\_BL}$	Occur 32μs every 500μs cycling time	Flag only	$I_{BL\_SW} \leq I_{CL\_PK\_BL}$
LCD bias	LCM OVP	$V_{LCM} \geq 7.8V$	Occur 128μs every 1000μs cycling time	Flag only	$V_{LCM} \leq 7.8V$
	POS SCP	$I_{POS} \geq I_{POS\_CL}$	0x0B[3:2] 00 : 2ms (default) 01 : 1ms 10 : 500μs 11 : 100μs	0x0A[7:6] 00 : Flag only (default) 01 : Flag only 10 : Flag with shutdown display bias 11 : Flag with shutdown display bias and backlight	$I_{POS} \leq I_{POS\_CL}$
	NEG SCP	$V_{NEG} \geq V_{NEG\_target} \times 79\%$	0x0B[1:0] 00 : 2ms (default) 01 : 1ms 10 : 500μs 11 : 100μs	0x0A[7:6] 00 : Flag only (default) 01 : Flag only 10 : Flag with shutdown display bias 11 : Flag with shutdown display bias and backlight	$V_{NEG} \leq V_{NEG\_target} \times 82\%$

### Unused Channel Pin Connection

If the RT4831A backlight or LCD bias function is unused, the related pins need to be connected as below table.

Table 7. Unused Channel Pin Connection

Unused Part	Unused Function	Unused Pin Name	Pin Connection (Short to ground / Floating / Others)
Backlight	All functions	BL_OUT	Floating
		BL_SW	Floating
		BL_GND	Short to ground
		PWM	Floating
		LED1	Floating
		LED2	Floating
		LED3	Floating
		LED4	Floating
	Channel 1 only	LED1	Floating
	Channel 2 only	LED2	Floating
	Channel 3 only	LED3	Floating
	Channel 4 only	LED4	Floating
LCD Bias	All functions	LCM_OUT	Floating
		LCM_SW	Floating
		LCM_GND	Short to ground
		VPOS	Floating
		VNEG	Floating
		C+	Floating
		C-	Floating
		CP_GND	Short to ground
		LCM_EN1	Floating
		LCM_EN2	Floating

### Component Selection

- **Inductor Selection**

Inductance in the range from  $4.7\mu\text{H}$  to  $15\mu\text{H}$  is required for backlight boost converter. To ensure the boost stability, register 0x011[7:6] is used to adjust with corresponding selected inductance. The  $2.2\mu\text{H}$  inductance is recommend for LCD bias boost converter. There are two main considerations when choosing an inductor :

- (1) The inductor saturation current must be chosen higher than the RT4831A peak current limit level

for the application with consideration of ambient temperature.

- (2) To select an inductor with the low DCR to provide good performance and efficiency for application.

- **Input Capacitor Selection**

For the RT4831A, it is recommended at least a  $10\mu\text{F}$  input capacitor for backlight and a  $10\mu\text{F}$  input capacitor for LCD bias. Input capacitor should be located as close to the RT4831A as impossible to reduce the PCB series resistance and inductance that can inject noise into the chip.

- **Boost Output Capacitor Selection**

Two 1 $\mu$ F output capacitor in parallel for backlight and 10 $\mu$ F output capacitor for LCD bias are sufficient for most applications. Note the capacitor tolerance, operating voltage and ambient temperature all needs to be taken into considerations for the effective capacitance. The ripple voltage is an important index for choosing output capacitor. This portion consists of two parts. One is the product of ripple current with the ESR of the output capacitor, while the other part is formed by the charging and discharging process of the output capacitor. The output ripple can be calculated as below.

$$\Delta V_{OUT} = \Delta V_{ESR} + \Delta V_{OUT1} = \Delta V_{ESR} + \frac{I_{OUT} \times D}{f_{SW} \times C_{OUT}}$$

where  $\Delta V_{ESR} = I_{Crms} \times R_{CESR}$


## I<sup>2</sup>C Interface

The following table shows the RT4831A slave address 0x11(7bit).


RT4831A I <sup>2</sup> C Slave Address			
MSB	LSB	R/W bit	R/W
001000	1	1/0	23/22

The I<sup>2</sup>C interface bus must be connect a resistor 2.2kΩ to power node and independent connection to processor, individually. The I<sup>2</sup>C timing diagrams are listed below.


Read single byte of data from Register




Read N bytes of data from Registers



Write single byte of data to Register




Write N bytes of data to Registers



Driven by Master,  Driven by Slave,  Stop,  Start,  Repeat Start

## I<sup>2</sup>C Waveform Information



**I<sup>2</sup>C Register Table**

R : Read Only

RC : Read then Clear

RW : Read and Write

RWC : Read and Write Clear (Write "1" then automatic clears to "0" after procedure finish)

<b>Addr</b>	<b>RegName</b>	<b>Bit</b>	<b>BitName</b>	<b>Default</b>	<b>Type</b>	<b>Description</b>
0x01	Revision	7:2	Version_ID	000000	R	Chip Version
		1:0	Vendor_ID	11	R	11 : RICHTEK
0x02	Backlight Configuration 1	7:5	BLED_OVP	001	RW	Backlight OVP 000 : 17V 001 : 21V (default) 010 : 25V 011 : 29V 100 to 111 : 29V
		4	BLED_OVP_SHUTDOWN	0	RW	Shutdown Enable for Backlight OVP 0 : OVP is report only (default) 1 : OVP shutdown
		3	BLED_CODE	1	RW	Backlight Mapping Code 0 : Exponential 1 : Linear (default)
		2	BLED_CONFIG	0	RW	Backlight PWM Configuration 0 : Active High (default) 1 : Active Low
		1	BLED_PWM_RAMP_EN	0	RW	PWM Ramp Mode Enable 0 : w/o Ramp (default) 1 : w/ Ramp
		0	BLED_PWM_EN	0	RW	PWM Enable 0 : PWM disable (default) 1 : PWM enable

Addr	RegName	Bit	BitName	Default	Type	Description
0x03	Backlight Configuration 2	7	BLED_BST_FREQUENCY	1	RW	Backlight Boost Switching Frequency (Please also see registers 0x06 and 0x07) 0 : 500kHz 1 : 1MHz (default)
		6:3	BLED_RAMPTIME	0001	RW	Backlight Ramp Up/Down Time 0000 : 0 0001 : 500μs (default) 0010 : 750μs 0011 : 1ms 0100 : 2ms 0101 : 5ms 0110 : 10ms 0111 : 20ms 1000 : 50ms 1001 : 100ms 1010 : 250ms 1011 : 800ms 1100 : 1s 1101 : 2s 1110 : 4s 1111 : 8s
		2	BLED_PWM_SAMPLE	1	RW	PWM Sampling Frequency 0 : 1MHz 1 : 4MHz (default) (Please see also register 0x10)
		1:0	BLED_PWM_HYS	01	RW	PWM Input Hysteresis PWM Sample Frequency (1MHz or 4MHz) 00 : 1 bit 01 : 2 bit (default) 10 : 4 bit 11 : 6 bit PWM Sample Frequency (24MHz) 00 : 0 01 : 1 bit (default) 10 : 2 bits 11 : 3 bits
0x04	Backlight Brightness LSB	7:3	Reserved	00000	RW	Reserved
		2:0	BLED_DIM_L	111	RW	LSBs of 11 bit Backlight Brightness control, BLED_DIM[2:0], update after write register 0x05.
0x05	Backlight Brightness MSB	7:0	BLED_DIM_H	11111111	RW	MSBs of 11 bit Backlight Brightness control, BLED_DIM[10:3].

Addr	RegName	Bit	BitName	Default	Type	Description
0x06	Backlight Auto-Frequency Low	7:0	BLED_AFLT	00000000	RW	If 0x05 code is smaller than 0x06, Backlight Boost switching frequency will be set to 250kHz. (Please also see register 0x03 and 0x07)
0x07	Backlight Auto-Frequency High	7:0	BLED_AFHT	00000000	RW	If 0x05 code is greater than 0x06 but NOT greater than 0x07, Backlight Boost switching frequency will be set to 500kHz. If 0x05 code is greater than 0x07, switching frequency will be set 1MHz. (Please also see register 0x03 and 0x06)
0x08	Backlight Enable	7	SF_RESET	0	RWC	Software Reset 0 : Not Reset (default) 1 : Reset (Automatic returns to 0 after reset)
		6:5	Reserved	00	RW	Reserved
		4	BLED_EN	0	RW	Blacklight Enable 0 : Disable (default) 1 : Enable
		3	BLED_CH4_EN	0	RW	LED4 Channel Enable 0 : Disable (default) 1 : Enable
		2	BLED_CH3_EN	0	RW	LED3 Channel Enable 0 : Disable (default) 1 : Enable
		1	BLED_CH2_EN	0	RW	LED2 Channel Enable 0 : Disable (default) 1 : Enable
		0	BLED_CH1_EN	0	RW	LED1 Channel Enable 0 : Disable (default) 1 : Enable

Addr	RegName	Bit	BitName	Default	Type	Description
0x09	Display Bias Configuration 1	7:5	DSV_MODE_EN	000	RW	Display Bias Mode 000 : Display Bias Off (I <sup>2</sup> C and External) (default) 100 : Normal Mode 101 : Auto Seqence 110 : Wake Up 1 111 : Wake Up 2 Others : Reserved
		4	DSV_VPOS_DISC	1	RW	VPOS Discharge Enable 0 : Not Discharge 1 : Active Discharge (default)
		3	DSV_VNEG_DISC	1	RW	VNEG Discharge Enable 0 : Not Discharge 1 : Active Discharge (default)
		2	DSV_VPOS_EN	0	RW	VPOS Channel Enable 0 : Disable (default) 1 : Enable
		1	DSV_VNEG_EN	0	RW	VNEG Channel Enable 0 : Disable (default) 1 : Enable
		0	DSV_EXTERNAL_EN	0	RW	Display Bias External Control 0 : Disable (default) 1 : Enable
0x0A	Display Bias Configuration 2	7:6	DSV_SHORT_MODE	00	RW	Display Bias Short Mode 00 : Flag Only (default) 01 : Flag Only 10 : Flag with Shutdown Display Bias 11 : Flag with Shutdown Display Bias and Backlight
		5:4	DSV_VPOS_SR	01	RW	VPOS Ramp Up Time (refer to Figure 8) 00 : 256μs 01 : 512μs (default) 10 : 768μs 11 : 1024μs
		3:0	DSV_VNEG_SR	0001	RW	VNEG Ramp Up Time (refer to Figure 8) 0000 : 500μs 0001 : 1024μs (default) 0010 : 1536μs 0011 : 2048μs 0100 : 2560μs 0101 : 3072μs 0110 : 3584μs 0111 : 4096μs 1000 : 4608μs 1001 : 5120μs 1010 : 5632μs 1011 : 6144μs 1100 : 6656μs 1101 : 7168μs 1110 : 7680μs 1111 : 8192μs

<b>Addr</b>	<b>RegName</b>	<b>Bit</b>	<b>BitName</b>	<b>Default</b>	<b>Type</b>	<b>Description</b>
0x0B	Display Bias Configuration 3	7:4	Reserved	0000	RW	Reserved
		3:2	DSV_VPOS_SHORT_TIMER	00	RW	VPOS Short Timer 00 : 2ms (default) 01 : 1ms 10 : 500µs 11 : 100µs
		1:0	DSV_VNEG_SHORT_TIMER	00	RW	VNEG Short Timer 00 : 2ms (default) 01 : 1ms 10 : 500µs 11 : 100µs
0x0C	LCM Bias	7:6	Reserved	00	RW	Reserved
		5:0	DSV_VLCM	101000	RW	VLCM Voltage 000000 : 4V 000001 : 4.05V : 101000 : 6V (default) : 111111 : 7.15V
0x0D	VPOS Bias	7:6	Reserved	00	RW	Reserved
		5:0	DSV_VPOS	011110	RW	VPOS Voltage 000000 : 4V 000001 : 4.05V : 011110 : 5.5V (default) : 110010 : 6.5V 110011 to 111111 map to 6.5V
0x0E	VNEG Bias	7:6	Reserved	00	RW	Reserved
		5:0	DSV_VNEG	011100	RW	VNEG Voltage 000000 : -4V 000001 : -4.05V : 011100 : -5.4V (default) : 110010 : -6.5V 110011 to 111111 map to -6.5V

Addr	RegName	Bit	BitName	Default	Type	Description
0x0F	Flags	7	Reserved	0	RC	Reserved
		6	OTP_FLAG	0	RC	Chip Over-Temperature Flag 0 : Normal operation (default) 1 : Thermal shutdown
		5	DSV_LCM_OVP_FLAG	0	RC	Display Bias LCM Output Over-Voltage Flag 0 : Normal operation (default) 1 : VLCM > 7.8V
		4	Reserved	0	RC	Reserved
		3	DSV_VPOS_SCP_FLAG	0	RC	Display Bias VPOS Output Short Circuit Flag 0 : Normal operation (default) 1 : VPOS output has hit the over-current threshold
		2	DSV_VNEG_SCP_FLAG	0	RC	Display Bias VNEG Output Short Circuit Flag 0 : Normal operation (default) 1 : VNEG > 0.84 × VNEG_target
		1	BLED_OVP_FLAG	0	RC	Bcklight Output Over-Voltage Flag 0 : Normal operation (default) 1 : Backlight Boost output > OVP threshold
		0	BLED_OCP_FLAG	0	RC	Bcklight Boost Over-Current Flag 0 : Normal operation (default) 1 : Backlight Boost switch current > OCP threshold

Addr	RegName	Bit	BitName	Default	Type	Description
0x10	Backlight Option 1	7	Reserved	0	RW	Reserved
		6	BLED_CH4_FB_DISABLE	0	RW	LED4 Feedback Setting 0 : Enable (default) 1 : Disable
		5	BLED_CH3_FB_DISABLE	0	RW	LED3 Feedback Setting 0 : Enable (default) 1 : Disable
		4	BLED_CH2_FB_DISABLE	0	RW	LED2 Feedback Setting 0 : Enable (default) 1 : Disable
		3	BLED_CH1_FB_DISABLE	0	RW	LED1 Feedback Setting 0 : Enable (default) 1 : Disable
		2:1	BLED_PWM_DEGLITCH	11	RW	PWM Dglitch Filter Time 00 : 0ns 01 : 100ns 10 : 160ns 11 : 200ns (default)
		0	BLED_PWM_24MHz_SAMPLE	0	RW	PWM Sampling Frequency 24MHz Enable 0 : Disable (default) 1 : Enable (Please also see register 0x03)
0x11	Backlight Option 2	7:6	BLED_L_SELECT	00	RW	Backlight Boost L Select 00 : 4.7μH (default) 01 : 10μH 10 : 15μH 11 : 15μH
		5:4	BLED_SEL_P	11	RW	Reserved
		3:2	BLED_SEL_I	01	RW	Reserved
		1:0	BLED_OC	01	RW	Backlight Over-Current Limit 00 : 900mA 01 : 1200mA (default) 10 : 1500mA 11 : 1800mA
0x12	PWM-to-Digital Code LSB Readback	7:0	BLED_PWM_TO_DIG_L	00000000	R	11 bit PWM-to-Digital Conversion Code LSBs

Addr	RegName	Bit	BitName	Default	Type	Description
0x13	PWM-to-Digital Code MSB Readback	7:3	Reserved	00000	R	Reserved
		2:0	BLED_PWM_TO_DIG_H	000	R	11 bit PWM-to-Digital Conversion Code MSBs
0x14	Backlight Smooth	7:2	Reserved	000000	R	Reserved
		1	BLED_RAMP_DN_SMOOTH_EN	0	RW	Backlight Smooth Enable for Ramp Down 0 : Disable (default) 1 : Enable
		0	BLED_RAMP_UP_SMOOTH_EN	0	RW	Backlight Smooth Enable for Ramp Up 0 : Disable (default) 1 : Enable
0x15	I2C Protect	7:1	Reserved	0000000	R	Reserved
		0	I2C_SAFE_TIMER_EN	0	RW	I <sup>2</sup> C safe timer to reset the I <sup>2</sup> C slave when SDAO stays low longer than 1 second. 0 : Disable (default) 1 : Enable

## Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WL-CSP-24B 1.84x2.68 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is 37.1°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (37.1^\circ\text{C}/\text{W}) = 2.69\text{W} \text{ for a WL-CSP-24B 1.84x2.68 (BSC) package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 13 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 13. Derating Curve of Maximum Power Dissipation

## Layout Considerations

The PCB layout is an important step to maintain the high performance of the RT4831A. Both the high current and the fast switching nodes demand full attention to the PCB layout to keep the robustness of the RT4831A through the PCB layout. Improper layout might lead to the symptoms of poor line or load regulation, ground and output voltage shifts, stability issues, unsatisfying EMI behavior or worsened efficiency. For the best performance of the RT4831A, the following PCB layout guidelines must be strictly followed.

- ▶ The trace from switching node to inductor should be as short as possible to minimized the switching loop for better EMI.
- ▶ Place the input and output capacitors close to the input and output pins respectively for good filtering. Both Backlight and LCD bias inputs must have an independent capacitor to filter switching noise. The suggested capacitor value is 10μF.
- ▶ To guarantee IC normal operation, there must have a dedicated power trace connected from the IN pin to the input capacitor of Backlight or LCD bias.
- ▶ Keep the main power traces as wide and short as possible.
- ▶ Separate the CP\_GND, AGND, LCM\_GND and BL\_GND. Each connects to a strong ground plane for maximum thermal dissipation and noise protection.






Figure 14. PCB Layout Guide

**Outline Dimension**

<b>Symbol</b>	<b>Dimensions In Millimeters</b>		<b>Dimensions In Inches</b>	
	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>
A	0.500	0.600	0.020	0.024
A1	0.170	0.230	0.007	0.009
b	0.240	0.300	0.009	0.012
D	2.640	2.720	0.104	0.107
D1	2.000		0.079	
E	1.800	1.880	0.071	0.074
E1	1.200		0.047	
e	0.400		0.016	

**24B WL-CSP 1.84x2.68 Package (BSC)**

## Footprint Information



Package	Number of Pin	Type	Footprint Dimension (mm)			Tolerance
			e	A	B	
WL-CSP1.84X2.68-24(BSC)	24	NSMD	0.400	0.240	0.340	$\pm 0.025$
		SMD		0.270	0.240	

## Richtek Technology Corporation

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2020 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.