#### Features

- Fast Read Access Time 90 ns
- Five-Volt-Only Reprogramming
- Sector Program Operation Single Cycle Reprogram (Erase and Program) 512 Sectors (128 bytes/sector) Internal Address and Data Latches for 128 Bytes
- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation 50 mA Active Current 100 μA CMOS Standby Current
- High Reliability CMOS Technology 1000 Program Cycles per Sector 10-Year Data Retention
- Single 5 V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges

#### Description

The AT29C512 is a five-volt-only in-system Flash Programmable and Erasable Read Only Memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A.

| Pin Name    | Function            |
|-------------|---------------------|
| A0 - A15    | Addresses           |
| CE          | Chip Enable         |
| ŌE          | Output Enable       |
| WE          | Write Enable        |
| 1/00 - 1/07 | Data Inputs/Outputs |
| NC          | No Connect          |

Pin Configurations

#### PLCC and LCC Top View

| A7<br>A6<br>A3<br>A3<br>A2<br>A1<br>A0 | 4<br>5<br>6<br>7<br>8<br>9<br>10<br>11 | NC<br>15 N<br>3 2 1 | ~~~     | 30<br>29<br>28<br>27<br>26<br>25<br>24<br>23 | A14<br>A13<br>A8<br>A9<br>OE<br>A10<br>OE<br>CE |
|--|--|---------------------|---------|--|---|
|  |  |                     |         |  |   |
| A1                                     | 5 11                                   |                     |         |  | 1   |
|  | 2 12                                   |                     |         | 22   | ¢ CE  |
| 1/00                                   | ۲ <u>13</u>                            | 151617              | 7 1819: | 21<br>20                                     | 5 1/07  |
| 1/0                                    | 5 1                                    | 2 3<br>GND          | 45      | 6  |   |

Note: PLCC package pin 30 is a DON'T CONNECT.

This Material Copyrighted By its Respective Ma

| $\begin{array}{c c c c c c c c c c c c c c c c c c c $   |   |   | c  | :01 | ntinued on next page   |
|--|---|---|--|-----|--|
| NC         C         2         31         D         WE           A15         C         3         30         D         NC           A12         C         4         29         D         A14           A7         C         5         28         D         A14           A7         C         5         28         D         A13           A6         C         6         27         D         A8           A4         C         8         25         D         A11           A3         C         9         24         D         OE           A2         C         10         23         D         A10           A4         11         22         D         OE           A0         D         12         21         D         I/OT           I/O0         C         13         20         D         I/O5           I/O1         14         19         D         I/O5           I/O2         15         16         I         I/O4 | C   | PIP 1   | Гор View   | v   |  |
| амоцто тириоз  | NC E<br>A15 E<br>A12 E<br>A12 E<br>A12 E<br>A12 E<br>A1 E<br>A1 E<br>A1 E<br>A1 E<br>A1 E<br>A1 E<br>A1 E<br>A1 | 3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14 | 31<br>30<br>29<br>28<br>27<br>26<br>25<br>24<br>23<br>22<br>21<br>20<br>19 |     | WE<br>NC<br>A14<br>A13<br>A8<br>A9<br>A11<br>OE<br>A10<br>OE<br>V/07<br>I/06<br>I/05 |

TSOP Top View Type 1

| A11 A0 EO 1 a   | 32 01 E 110 OE    |
|---|-------------------|
| $\begin{array}{c} A9 \\ A8 \\ A13 \\ 4 \end{array} \begin{array}{c} 2 \\ 3 \end{array}$ | 30 29 E VO7 CE    |
| A14 NO H 6  | 28 27 0 VO6       |
| WE  | 26 25 E VO3       |
|   | 24 23 UO2 GND     |
| A15 A12 12 12   | 22 21 E 1/00 1/01 |
| A7 A6 14 13   | 20 19 A1 A0       |
| A5 A4 8 16 15   | 18 17 E A3 A2     |



512K (64K x 8) 5-Volt Only CMOS Flash PEROM




#### **Description** (Continued)

To allow for simple in-system reprogrammability, the AT29C512 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C512 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by  $\overline{DATA}$  polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

#### Block Diagram



#### **Device Operation**

**READ:** The AT29C512 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector address. The sector address must be valid during each high to low transition of WE (or  $\overline{CE}$ ). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C512. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high.

continued on next page

#### Device Operation (Continued)

The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$ or  $\overline{WE}$ . The 128 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C512 in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 3.8 V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of  $\overrightarrow{OE}$  low,  $\overrightarrow{CE}$  high or less than 15 ms (typical) on the  $\overrightarrow{WE}$  or  $\overrightarrow{CE}$  inputs will not initiate a program cycles.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by either using a six-byte software code or high voltage. For details, please contact Atmel.

#### Absolute Maximum Ratings\*

| Temperature Under Bias  |
|---|
| Storage Temperature   |
| All Input Voltages<br>(including N.C. Pins)<br>with Respect to Ground |
| All Output Voltages with Respect to Ground0.6 V to Vcc +0.6 V         |
| Voltage on $\overline{OE}$ with Respect to Ground                     |

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

|      | Тур | Max | Units | Conditions     |
|------|-----|-----|-------|----------------|
| Cin  | 4   | 6   | pF    | $V_{IN} = 0 V$ |
| Соит | 8   | 12  | pF    | Vout = 0 V     |

Notes: 1. This parameter is characterized and is not 100% tested



# AMEL

#### D.C. and A.C. Operating Range

|                                 | -    | AT29C512-90  | AT29C512-12    | AT29C512-15   | AT29C512-20   |
|---------------------------------|------|--------------|----------------|---------------|---------------|
|                                 | Com. | 0°C - 70°C   | 0°C - 70°C     | 0°C - 70°C    | 0°C - 70°C    |
| Operating<br>Temperature (Case) | Ind. | -40°C - 85°C | -40°C - 85°C   | -40°C - 85°C  | -40°C - 85°C  |
| remperature (0ase)              | Mil. |              | -55°C - 125°C  | -55°C - 125°C | -55°C - 125°C |
| Vcc Power Supply                |      | 5 V ± 10%    | $5 V \pm 10\%$ | 5 V ± 10%     | 5 V ± 10%     |

#### **Operating Modes**

| Mode                    | CE  | ŌE               | WE       | Ai   | I/O                              |
|-------------------------|-----|------------------|----------|--|----------------------------------|
| Read                    | VIL | VIL              | ViH      | Ai   | Dout                             |
| Program <sup>(2)</sup>  | VIL | ViH              | VIL      | Ai   | Din                              |
| 5V Chip Erase           | ViL | ViH              | VIL      | Ai   |                                  |
| Standby/Write Inhibit   | VIH | X <sup>(1)</sup> | Х        | Х  | High Z                           |
| Program Inhibit         | Х   | Х                | ViH      |  |                                  |
| Program Inhibit         | Х   | VIL              | Х        |  |                                  |
| Output Disable          | Х   | VIH              | Х        |  | High Z                           |
| Product Identification  |     |                  |          |  |                                  |
| Hartware                | 14. | <b>M</b>         | <b>M</b> | A1-A15 = VIL, A9 = V <sub>H</sub> , <sup>(3)</sup><br>A0 = VIL             | Manufacturer Code <sup>(4)</sup> |
| Hardware                | VIL | VIL              | ViH      | A1-A15 = VIL, A9 = V <sub>H</sub> , <sup>(3)</sup><br>A0 = V <sub>IH</sub> | Device Code <sup>(4)</sup>       |
| Software <sup>(5)</sup> |     |                  |          | A0 = VIL   | Manufacturer Code <sup>(4)</sup> |
| Sonware                 |     |                  |          | A0 = ViH   | Device Code <sup>(4)</sup>       |

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to A.C. Programming Waveforms.

3.  $V_{\rm H} = 12.0 \text{ V} \pm 0.5 \text{ V}$ 

4. Manufacturer Code: 1F, Device Code: 5D

5. See details under Software Product Identification Entry/Exit.


#### **D.C. Characteristics**

| Symbol | Parameter                | Condition                                    |            | Min | Max | Units |
|--------|--------------------------|--|------------|-----|-----|-------|
| lu -   | Input Load Current       | V <sub>IN</sub> = 0 V to V <sub>CC</sub>     |            |     | 10  | μA    |
| ILO    | Output Leakage Current   | VI/O = 0 V to Vcc                            |            |     | 10  | μA    |
| 1      | Man Standby Customt CMOS | $\overline{CE} = V_{CC} - 0.3 V$ to $V_{CC}$ | Com.       |     | 100 | μA    |
| ISB1   | Vcc Standby Current CMOS | CE = VCC - 0.3 V 10 VCC                      | Ind., Mil. |     | 300 | μΑ    |
| ISB2   | Vcc Standby Current TTL  | CE = 2.0 V to Vcc                            |            |     | 3   | mA    |
| lcc    | Vcc Active Current       | f = 5 MHz; lout = 0 mA                       |            |     | 50  | mA    |
| VIL    | Input Low Voltage        |  |            |     | 0.8 | V     |
| VIH    | Input High Voltage       |  |            | 2.0 |     | V     |
| Vol    | Output Low Voltage       | I <sub>OL</sub> = 2.1 mA                     |            |     | .45 | V     |
| VOH1   | Output High Voltage      | IOH = -400 μA                                |            | 2.4 |     | V     |
| VOH2   | Output High Voltage CMOS | Iон = -100 µA; Vcc = 4.5 V                   | /          | 4.2 |     | V     |

#### A.C. Read Characteristics

|                                  |  | AT290 | C512-90 | AT290 | 0512-12 | AT290 | C512-15 | AT290 | 512-20 |       |
|----------------------------------|--|-------|---------|-------|---------|-------|---------|-------|--------|-------|
| Symbol                           | Parameter  | Min   | Max     | Min   | Max     | Min   | Max     | Min   | Max    | Units |
| tacc                             | Address to Output Delay  |       | 90      |       | 120     |       | 150     |       | 200    | ns    |
|                                  | CE to Output Delay   |       | 90      |       | 120     |       | 150     |       | 200    | ns    |
| toe (2)                          | OE to Output Delay   | 0     | 40      | 0     | 50      | 0     | 70      | 0     | 80     | ns    |
| t <sub>DF</sub> <sup>(3,4)</sup> | CE or OE to Output Float   | 0     | 25      | 0     | 30      | 0     | 40      | 0     | 50     | ns    |
| toн                              | Output Hold from OE, CE<br>or Address, whichever<br>occurred first | 0     |         | 0     |         | 0     |         | 0     |        | ns    |


#### A.C. Read Waveforms



#### Notes:


- 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CT}$  after the address transition without impact on  $t_{ACC}$ .
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3. top is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

#### Input Test Waveforms and Measurement Level



## **Output Test Load**









## A.C. Byte Load Characteristics

| Symbol    | Parameter  | Min | Мах | Units |
|-----------|--|-----|-----|-------|
| tas, toes | Address, OE Set-up Time                                  | 0   |     | ns    |
| tан       | Address Hold Time  | 50  |     | ns    |
| tcs       | Chip Select Set-up Time                                  | 0   |     | ns    |
| tсн       | Chip Select Hold Time                                    | 0   |     | ns    |
| twp       | Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ ) | 90  |     | ns    |
| tos       | Data Set-up Time   | 50  |     | ns    |
| tDH, tOEH | Data, OE Hold Time                                       | 0   |     | ns    |
| twpн      | Write Pulse Width High                                   | 100 |     | ns    |

# A.C. Byte Load Waveforms- WE Controlled



### A.C. Byte Load Waveforms- CE Controlled




32

| Symbol | Parameter              | Min | Max | Units |
|--------|------------------------|-----|-----|-------|
| twc    | Write Cycle Time       |     | 10  | ms    |
| tas    | Address Set-up Time    | 0   |     | ns    |
| tан    | Address Hold Time      | 50  |     | ns    |
| tDS    | Data Set-up Time       | 50  |     | ns    |
| tdн    | Data Hold Time         | 0   |     | ns    |
| twp    | Write Pulse Width      | 90  |     | ns    |
| tBLC   | Byte Load Cycle Time   |     | 150 | μs    |
| twpн   | Write Pulse Width High | 100 |     | ns    |

#### **Program Cycle Characteristics**

### **Program Cycle Waveforms**




Notes: A7 through A15 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low. All bytes that are not loaded within the sector being programmed will be erased to FF.






#### Software Data Protection Enable Algorithm<sup>(1)</sup>




Notes for software program code:

- 1. Data Format: 1/07 1/00 (Hex);
- Address Format: A14 A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 128 bytes of data MUST BE loaded.

#### Software Data Protection Disable Algorithm <sup>(1)</sup>



#### Software Protected Program Cycle Waveform



 Notes:
 A7 through A15 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.

 OE must be high when WE and CE are both low.


 All bytes that are not loaded within the sector being programmed will be erased to FF.

## Data Polling Characteristics<sup>(1)</sup>

| Symbol | Parameter                         | Min | Тур | Max  | Units |
|--------|-----------------------------------|-----|-----|------|-------|
| toн    | Data Hold Time                    | 10  |     | ···· | ns    |
| tоен   | OE Hold Time                      | 10  |     |      | ns    |
| toe    | OE to Output Delay <sup>(2)</sup> |     |     | 100  | ns    |
| twn    | Write Recovery Time               | 0   |     |      | ns    |

Notes: 1. These parameters are characterized and not 100% tested. 2. See toE spec in A.C. Read Characteristics.

#### Data Polling Waveforms




## Toggle Bit Characteristics<sup>(1)</sup>

| Parameter                         | Min  | Тур   | Max   | Units   |
|-----------------------------------|--|---|---|---|
| Data Hold Time                    | 10   |   |   | ns  |
| OE Hold Time                      | 10   |   |   | ns  |
| OE to Output Delay <sup>(2)</sup> |  |   |   |   |
| OE High Pulse                     | 150  |   |   | ns  |
| Write Recovery Time               | 0  |   |   | ns  |
|                                   | OE     Hold Time       OE     to Output Delay <sup>(2)</sup> OE     High Pulse | Data Hold Time         10           OE         Hold Time         10           OE         to Output Delay <sup>(2)</sup> 0           OE         High Pulse         150 | Data Hold Time     10       OE Hold Time     10       OE to Output Delay <sup>(2)</sup> OE High Pulse     150 | Data Hold Time     10       OE Hold Time     10       OE to Output Delay <sup>(2)</sup> OE High Pulse     150 |

Notes. 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

#### **Toggle Bit Waveforms**



#### Notes:


1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.


3. Any address location may be used but the address should not vary



# Software Product Identification Entry (1)



# Software Product Identification Exit




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A15 =  $V_{IL}$ Manufacture Code is read for A0 =  $V_{IL}$ ; Device Code is read for A0 =  $V_{IH}$ .
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 5D




5 25

5 50



#### 1074177 0006931 9T2 |





## **Ordering Information**

| tacc | lcc    | (mA)    | Ordering Code   | Package                    | Operation Range   |  |
|------|--------|---------|---|----------------------------|---|--|
| (ns) | Active | Standby |   | , ushago                   |   |  |
| 90   | 50     | 0.1     | AT29C512-90DC<br>AT29C512-90JC<br>AT29C512-90PC                                   | 32D6<br>32J<br>32P6        | Commercial<br>(0° to 70°C)                                    |  |
| 90   | 50     | 0.3     | AT29C512-90DI<br>AT29C512-90JI<br>AT29C512-90PI                                   | 32D6<br>32J<br>32P6        | Industrial<br>(-40° to 85°C)                                  |  |
| 120  | 50     | 0.1     | AT29C512-12DC<br>AT29C512-12JC<br>AT29C512-12PC<br>AT29C512-12PC<br>AT29C512-12TC | 32D6<br>32J<br>32P6<br>32T | Commercial<br>(0° to 70°C)                                    |  |
| 120  | 50     | 0.3     | AT29C512-12DI<br>AT29C512-12JI<br>AT29C512-12PI                                   | 32D6<br>32J<br>32P6        | Industrial<br>(-40° to 85°C)                                  |  |
|      |        |         | AT29C512-12DM   | 32D6                       | Military<br>(-55°C to 125°C)                                  |  |
|      |        |         | AT29C512-12DM/883   | 32D6                       | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |  |
| 150  | 50     | 0.1     | AT29C512-15DC<br>AT29C512-15JC<br>AT29C512-15PC<br>AT29C512-15PC<br>AT29C512-15TC | 32D6<br>32J<br>32P6<br>32T | Commercial<br>(0° to 70°C)                                    |  |
| 150  | 50     | 0.3     | AT29C512-15DI<br>AT29C512-15JI<br>AT29C512-15PI                                   | 32D6<br>32J<br>32P6        | Industrial<br>(-40° to 85°C)                                  |  |
|      |        |         | AT29C512-15DM   | 32D6                       | Military<br>(-55°C to 125°C)                                  |  |
|      |        |         | AT29C512-15DM/883   | 32D6                       | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |  |
| 200  | 50     | 0.1     | AT29C512-20DC<br>AT29C512-20JC<br>AT29C512-20PC                                   | 32D6<br>32J<br>32P6        | Commercial<br>(0° to 70°C)                                    |  |
| 200  | 50     | 0.3     | AT29C512-20DI<br>AT29C512-20JI<br>AT29C512-20PI                                   | 32D6<br>32J<br>32P6        | Industrial<br>(-40° to 85°C)                                  |  |
|      |        |         | AT29C512-20DM   | 32D6                       | Military<br>(-55°C to 125°C)                                  |  |
|      |        |         | AT29C512-20DM/883   | 32D6                       | Military/883C<br>Class B, Fully Compliant<br>(-55°C to 125°C) |  |

AT29C512

# **Ordering Information**


| Package Type |  |          |
|--------------|--|----------|
| 32D6         | 32 Lead, 0 600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip) | <u> </u> |
| 32J          | 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)                            |          |
| 32P6         | 32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)                 |          |
| 32T          | 32 Lead, Thin Small Outline Package (TSOP)                               |          |



**Packages** 

### **Packaging Information**


1074177 0007045 146



155




#### **Packaging Information**



This 1956 Copyrighted By Packages


Packages

#### **Packaging Information**





# **Packaging Information**



#### 1074177 0007048 955 📟