To all our customers

# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### DESCRIPTION

The 4250 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 720 series using a simple instruction set. The computer is equipped with one 8-bit timer which has a reload register and the interrupt function. The various microcomputers in the 4250 Group include variations of the built-in memory type as shown in the table below.

### FEATURES

- Minimum instruction execution time ...... 1.0  $\mu s$  (at 4.0 MHz system clock frequency, VDD=4.5 V to 5.5 V)
- Supply voltage
  4.5 V to 5.5 V (at 4.0 MHz system clock frequency)
  2.5 V to 5.5 V (at 1.0 MHz system clock frequency)
  2.2 V to 5.5 V (at 1.0 MHz system clock frequency: only for Mask ROM version)

- Timer
- CR oscillation circuit (Capacitor and Resistor connected externally)
- Logic operation instruction
- RAM back-up function
- · Key-on wakeup function (ports G and S, INT pin)

### APPLICATION

Electric household appliances, consumer electronics products (mouse, etc.)

			and the second se		
Droduct	ROM (PROM) size	RAM size	Deckore	DOM	
Floduct	(X 9 bits)	(X 4 bits)	Package	ROW type	
M34250M2-XXXFP	2048 words	64 words	20P2N-A	Mask ROM	
M34250E2-XXXFP *	2048 words	64 words	20P2N-A	One Time PROM	
* Chinned offer writing (chinned	in blank M24250525D)				

\*: Shipped after writing (shipped in blank: M34250E2FP)







### **BLOCK DIAGRAM**

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

4250 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

PERFORMAN	<b>CE OVERVIEW</b>
-----------	--------------------

Parameter			Function		
Number of basic instructions 70		ions	70		
Minimum instruction execution time		cution time	1.0 $\mu$ s (at 4.0 MHz system clock frequency) (Refer to the electrical characteristics because		
			the minimum instruction execution time depends on the supply voltage.)		
Memory sizes	ROM	M34250M2/	2048 words X 9 bits		
	RAM	E2	64 words X 4 bits		
Input/Output	D0-D3	I/O	Four independent I/O ports; ports D2 and D3 are also used as ports C and K, respectively.		
ports	S0-S3	I/O	4-bit I/O port		
	С	I/O	1-bit I/O port; port C is also used as port D <sub>2</sub> .		
	К	I/O	1-bit I/O port; port K is also used as port D <sub>3</sub> .		
	F0, F1	I/O	2-bit I/O port		
	G0–G3	I/O	4-bit I/O port; ports G <sub>0</sub> and G <sub>1</sub> are also used as pins INT and Tout.		
	INT	Input	Interrupt input; INT pin is also used as port Go.		
	Τουτ	Output	Timer output; Tout pin is also used as port G1.		
Timer	Timer 1	Timer 1 8-bit timer with a reload register			
Interrupt	Sources		2 (one for external and one for timer)		
	Nesting		1 level		
Oscillation circ	uit		CR oscillation circuit (a capacitor and a resistor connected externally)		
			Frequency error: ±17 %		
			(VDD = 5 V $\pm$ 10 %, VDD = 3 V $\pm$ 10 %, the error of the external capacitor and resistor excluded)		
Subroutine nes	sting		4 levels		
Device structur	re		CMOS silicon gate		
Package			20-pin plastic molded SOP (20P2N-A)		
Operating tem	perature r	ange	–20 °C to 85 °C		
Supply voltage	)		2.2 V to 5.5 V (Refer to the electrical characteristics because the supply voltage depends on		
			the system clock frequency.)		
Power	Active m	ode	1.5 mA		
dissipation			(at 4.0 MHz system clock frequency, VDD = 5 V, output transistors in the cut-off state)		
(typical value)	RAM bac	k-up mode	0.1 $\mu$ A (at room temperature, VDD = 5 V, output transistors in the cut-off state)		

60°



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **PIN DESCRIPTION**

Pin	Name	Input/Output	Function
Vdd	Power supply	_	Connected to a plus power supply.
Vss	Ground		Connected to a 0 V power supply.
CNVss	CNVss		Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
RESET	Reset input	Input	Reset pulse input pin
Xin	System clock input	Input	I/O pins of the system clock generating circuit. Connect pins XIN and XOUT directly.
Хоит	System clock output	Output	Then, pull up XIN pin through a resistor and pull down XOUT pin through a capacitor.
F0, F1	I/O port F	I/O	2-bit I/O port; for input use, set the latch of the specified bit to "1." The output
			structure is N-channel open-drain.
G0–G3	I/O port G	I/O	4-bit I/O port. For input use, set the latch of the specified bit to "1." The output
			structure is N-channel open-drain. Every pin of the ports has a key-on wakeup
			function and a pull-up function. Both functions can be switched by software.
			Ports Go and G1 are also used as pins INT and TOUT, respectively.
S0-S3	I/O port S	I/O	4-bit I/O port. For input use, set the latch of the specified bit to "1." The output
			structure is N-channel open-drain. Every pin of the ports has a key-on wakeup
			function which can be switched by software. Also, it is used to perform the logic
			operation using register A.
D0-D3	I/O port D	I/O	Each pin of port D has an independent 1-bit wide I/O function. For input use, set
			the latch of the specified bit to "1." The output structure is N-channel open-drain.
			Ports D <sub>2</sub> and D <sub>3</sub> are also used as ports C and K, respectively.
С	I/O port C	I/O	1-bit I/O port. For input use, set the latch of the specified bit to "1." The output
			structure is N-channel open-drain. Port C has a pull-up function which can be
			switched by software. It is also used as port D2.
К	I/O port K	I/O	1-bit I/O port. For input use, set the latch of the specified bit to "1." The output
			structure is N-channel open-drain. Port K has a pull-up function which can be
			switched by software. It is also used as port D <sub>3</sub> .
Тоит	Timer output	Output	Tour pin has the function to output the timer 1 underflow signal divided by 2. It is
			also used as port G1.
INT	Interrupt input	Input	INT pin accepts an external interrupt. It also accepts the input signal to return the
			system from the RAM back-up state. It is also used as port Go.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **MULTIFUNCTION**

Pin	Multifunction	Pin	Multifunction
Go	INT	INT (Note 2)	Go
G1	Тоит	Tout (Note 2)	G1
D2	C	C (Note 2)	D2
D3	к	K (Note 2)	D3

Notes 1: Pins except above have just single function.

2: The I/O of ports D<sub>2</sub>, D<sub>3</sub> and G<sub>0</sub>, and the input of port G<sub>1</sub> can be used even when ports C and K and pins INT and Tou⊤ are selected.

### **CONNECTIONS OF UNUSED PINS**

Pin	Connection	Pin	Connection
F0, F1	Connect to Vss pin.	D0, D1	Connect to Vss pin.
G0/INT, G1/TOUT	Open or connect to Vss pin. (Note 1)	D2/C, D3/K	Open or connect to Vss pin. (Note 3)
G2, G3			
S0-S3	Connect to Vss pin. (Note 2)		

Notes 1: When pins Go/INT, G1/TOUT, G2 and G3 are connected to Vss pin, turn off their pull-up transistors (Pull-up control register PU0="X02") and also invalidate the key-on wakeup functions of pins G1/TOUT, G2 and G3 (Key-on wakeup contorl register K0="XX0X2") by software. When the POF instruction is executed while these pins are connected to Vss and the key-on wakeup functions are left valid, the system returns from RAM back-up state by recognizing the return condition immediately after going into the RAM back-up state. When these pins are open, turn on their pull-up transistors (Pull-up control register PU0="X12") by software.

- 2: When ports S<sub>0</sub>–S<sub>3</sub> are connected to Vss pin, invalidate the key-on wakeup functions (Key-on wakeup contorl register K0="XXX02") by software. When the POF instruction is executed while these pins are connected to Vss and the key-on wakeup functions are left valid, the system returns from RAM back-up state by recognizing the return condition immediately after going into the RAM back-up state.
- 3: When ports D<sub>2</sub>/C and D<sub>3</sub>/K are connected to Vss pin, turn off their pull-up transistors (register PU0="0X<sub>2</sub>") by software. When these pins are open, turn on their pull-up transistors (register PU0="1X<sub>2</sub>") by software.

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss or Vbb at the shortest distance and use the thick wire against noise.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

<b>D</b> /		Input/	Output structure	Control	Control	Control	
Pon	Pin	Output		bits	instructions	registers	Remark
Port D	D0, D1	I/O	N-channel open-drain	1	SD		
	D <sub>2</sub> /C	(4)			RD	PU0	Pull-up function
	D3/K				SZD		(programmable)
					CLD		
					SCP		
					RCP		
					SNZCP		
					OKA		
					IAK		
Port S	S0-S3	I/O	N-channel open-drain	4	OSA	K0	Logic operation function
		(4)			IAS	lo 人	(programmable)
					LGOP	C	Key-on wakeup functions
						100	(programmable)
Port G	Go/INT	I/O	N-channel open-drain	4	OGA	PUO, KO	Pull-up functions
		(4)			IAG 🧹		Key-on wakeup functions
							(only pull-up function is
							programmable)
	G1/TOUT					PU0, K0	Pull-up functions
						V1	(programmable)
	G2, G3					PU0, K0	Key-on wakeup functions
							(programmable)
Port F	F0, F1	I/O	N-channel open-drain	2	OFA		
		(2)			IAF		

### **DEFINITION OF CLOCK AND CYCLE**

- System clock This is the source clock
  - This is the source clock input to the XIN pin. Connect pins XIN and XOUT directly. Then, pull up XIN pin through a resistor and pull down XOUT pin through a capacitor.
- Instruction clock

The instruction clock is a signal derived by dividing the system clock by 4, and is the basic clock for controlling this product.

Machine cycle

One machine cycle is the time required to execute the minimum instruction (one-cycle instruction). The machine cycle is equivalent to the instruction clock cycle.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### I/O PORT

### (1) Port D (D0-D3)

Each pin of port D has an independent 1-bit wide I/O function. Each pin has an output latch. For input/output of ports  $D_0$ – $D_3$ , select one of port D with the register Y of data pointer first. For input use, set the latch of the specified bit to "1." All port D output latches can be set to "1" with the CLD instruction. The output structure is the N-channel open-drain. Ports D<sub>2</sub> and D<sub>3</sub> are also used as ports C and K, respectively. Accordingly, when port D<sub>2</sub>/C is used as port D<sub>2</sub>, set the port C output latch to "1." When port D<sub>3</sub>/K is used as port D<sub>3</sub>, set the port K output latch to "1."

#### (2) Port C

1-bit I/O port.

Port C output latch can be set to "1" with the SCP instruction. Port C output latch can be cleared to "0" with the RCP instruction. Port C input level can be examined by executing the skip (SNZCP) instruction. For input use, set the latch of the specified bit to "1." The output structure is the N-channel open-drain. The pull-up transistor of port C is turned on when the bit 1 of register PU0 is set to "1" by software. Port C is also used as port D<sub>2</sub>. Accordingly, when port D<sub>2</sub>/C is used as port C, set the port D<sub>2</sub> output latch to "1."

### (3) Port K

#### 1-bit I/O port.

For input use, set the latch of the specified bit to "1." The output structure is the N-channel open-drain. The pull-up transistor of port K is turned on when the bit 1 of register PU0 is set to "1" by software. Port K is also used as port D<sub>3</sub>. Accordingly, when port D<sub>3</sub>/K is used as port K, set the port D<sub>3</sub> output latch to "1."

#### (4) Port G (G0-G3)

4-bit I/O port.

For input use, set the latch of the specified bit to "1." The output structure is the N-channel open-drain. The pull-up transistor of port G is turned on when the bit 0 of register PU0 is set to "1" by software. Ports G<sub>0</sub> and G<sub>1</sub> are also used as INT pin and Tour pin, respectively.

#### Pull-up control register

Pull-up control register PU0		a	t reset : 002	at RAM back-up : state retained	W
BLI04	Ports C and K	0	Pull-up transistor C	)FF	
P001	pull-up transistor control bit	1	Pull-up transistor C	N N	
	Ports G0–G3	0	Pull-up transistor C	)FF	
P000	pull-up transistor control bit	1	Pull-up transistor C	N	

Note: "W" represents write enabled.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (5) Port F (F0, F1)

2-bit I/O port.

For input use, set the latch of the specified bit to "1." The output structure is the N-channel open-drain.

#### (6) Port S (S0-S3)

#### 4-bit I/O port.

Port S has the logic operation (LGOP) function. For input (logic operation included) use, set the latch of the specified bit to "1." The output structure is the N-channel open-drain. When performing the logic operation, select the logic operation function with the logic operation selection register LO. Set the contents of register LO through register A with the TLOA instruction.

When the LGOP instruction is executed, the logic operation selected with the register LO is performed between the contents of register A and the contents of port S, and its result is stored in register A.

#### Logic operation selection register

Lo	gic operation selection register LO		а	t reset : 002	at RAM back-up : 002	W
		LO1	LO <sub>0</sub>		Functions	
LO1	D1 Logic operation function selection bits D0	0	0	XOR operation		
		0	1	OR operation		
LO <sub>0</sub>		1	0	AND operation		
			1	Not available		

· Or a

Note: "W" represents write enabled.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### FUNCTION BLOCK OPERATIONS CPU

### (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, and bit manipulation.

#### (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

#### (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4bit data, and for 8-bit data transfer together with register A. Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

#### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).













Fig. 4 TABP p instruction execution example



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 4 levels are exceeded.

The register SK nesting level is pointed automatically by 2-bit stack pointer (SP).

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

#### (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag and skip flag just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

#### (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.











SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC<sub>H</sub> (most significant bit to bit 7) which specifies to a ROM page and PC<sub>L</sub> (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not exceed after the last page of the built-in ROM.

#### (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers X and Y. Register X specifies a file and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position. When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).











Fig. 9 SD instruction execution example



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **PROGRAM MEMORY (ROM)**

The program memory is a mask ROM. 1 word of ROM is composed of 9 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34250M2.

#### Table 1 ROM size and pages

Product	ROM size (X 9 bits)	Pages	
M34250M2	2040 words	10 (0 to 15)	
M34250E2	2048 WOIDS	16 (0 to 15)	

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP  $\ensuremath{\mathsf{p}}$  instruction.

### DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers X and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

#### Table 2 RAM size

Product	RAM size
M34250M2	64 words V 4 bits (256 bits)
M34250E2	64 Words X 4 bits (256 bits)







Fig. 11 Page 1 (addresses 008016 to 00FF16) structure



Fig. 12 RAM map



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied
- (request flag = "1")
- Interrupt enable bit = "1"
- (interrupt request occurrence enabled)

• Interrupt enable flag (INTE) = "1" (interrupt enabled) Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

#### (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

#### (2) Interrupt enable bit (V10, V11)

Use an interrupt enable bit of interrupt control register V1 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

#### (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

### Table 3 Interrupt sources

Priority			Interrupt
level	Interrupt name	Activated condition	address
1	External interrupt	Level change of INT	Address 0
		pin	in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 2
			in page 1

#### Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Request flag	Enable bit	Skip instruction
External interrupt	EXF0	V10	SNZ0
Timer 1 interrupt	T1F	V11	SNZ1

#### Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of	Skip instruction	
interrupt enable bit	interrupt request		
1 🥖	Enabled	Invalid	
0	Disabled	Valid	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC) An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
- INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
   Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag and skip flag The contents of these pointer and flags are stored automatically in the interrupt stack register (SDP).

#### (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address. Use the RTI instruction to return to main routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)



Fig. 13 Program example of interrupt processing









SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (6) Control register related to interrupt

• Timer control register V1

Interrupt enable bits of external and timer 1 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

#### Table 6 Control register related to interrupt

	Timer control register V1	at reset : 00002		at RAM back-up : 00002	R/W		
V/1a	Ct/Tour pin function coloction hit	0	Port G1 (I/O)				
V 13		1	Tout pin (output)/port G1	Tout pin (output)/port G1(input)			
V/4. Dresseler/timer 4 energian start hit	0	Prescaler stop (initial state) / timer 1 stop (state retained)					
V12	V12 Prescale//limer 1 operation start bit	1	Prescaler / timer 1 operation				
V/14			Interrupt disabled (SNZ1 instruction is valid)				
		1	Interrupt enabled (SNZ1	instruction is invalid)			
V/1a External interrupt anable bit	0	Interrupt disabled (SNZ0 instruction is valid)					
		1	Interrupt enabled (SNZ0	instruction is invalid)			

Note: "R" represents read enabled, and "W" represents write enabled.

#### (7) Interrupt sequence

Interrupts occur only when the respective INTE flag, interrupt enable bits (V10, V11), and interrupt request flags (EXF0, T1F) are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).



Fig. 16 Interrupt sequence



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **EXTERNAL INTERRUPTS**

The 4250 Group has an external interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the key-on wakeup control register K0.

### Table 7 External interrupt activated condition

Name	Input pin	Valid waveform	Valid waveform selection bit(K02)
External interrupt	Go/INT	Falling waveform ("H"→"L")	1
		Rising waveform ("L"→"H")	0



Fig. 17 External interrupt circuit structure



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### (1) External interrupt request flag (EXF0)

External interrupt request flag (EXF0) is set to "1" when a valid waveform is input to  $G_0/INT$  pin.

The valid waveforms causing the interrupt must be retained at their level for 5 cycles or more of  $f(X_{IN})$  (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the timer control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External interrupt activated condition
   External interrupt activated condition is satisfied when a
   valid waveform is input to Go/INT pin.
   The valid waveform can be selected from rising waveform
   or falling waveform. An example of how to use the external
   interrupt is as follows.
- ① Select the valid waveform with the bit 2 of register K0.
- <sup>©</sup> Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ③ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ④ Set both the external interrupt enable bit (V1o) and the INTE flag to "1."

The external interrupt is now enabled. Now when a valid waveform is input to the Go/INT pin, the EXF0 flag is set to "1" and the external interrupt occurs.

### Table 8 Control register related to external interrupt

### (2) Control register related to external interrupt

ncer

Key-on wakeup control register K0 Register K0 controls the valid waveform for the external interrupt and key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. The TAK0 instruction can be used to transfer the contents of register K0 to register A.

1	Key-on wakeup control register K0		reset : 00002	at RAM back-up : state retained	R/W
K02	Proscalor dividing ratio soloction bit	0	Instruction clock divided by 4		
103	Prescaler dividing ratio selection bit	1	Instruction clock div	vided by 512	
	Interrupt valid waveform for INT pin/		Rising waveform ("L" $\rightarrow$ "H")		
K02 key-on wakeup valid waveform selection bit (Note 2)		1	Falling waveform ("	H" → "L")	
KO	Ko. Darte C. Ca key an welkeup control hit		Key-on wakeup not used		
K01 Forts G1–G3 key-on wakeup control bit		1	Key-on wakeup used ("L" level recognized)		
K00 Ports S0–S3 key-on wakeup control bit		0	Key-on wakeup not used		
		1	Key-on wakeup use	ed ("L" level recognized)	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: Set a value to the bit 2 of register K0, and execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction. According to the input state of Go/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### TIMERS

The 4250 Group has the programmable timer.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

The 4250 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1 : 8-bit programmable timer with the interrupt function

These timers can be controlled with the timer control register V1 and key-on wakeup control register K0. Each function is described below.

#### **Table 9 Function related timers**

Circuit	Structure	Count course	Frequency		Control
Circuit Structure		Count source	dividing ratio		register
Prescaler	Frequency divider	Instruction clock	4, 512	Timer 1 count source	V1
					K0
Timer 1	8-bit programmable	Prescaler output (ORCLK)	1 to 256	• Тоит pin	V1
	binary down counter			Timer 1 interrupt	





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Timer control register V1		at reset : 00002		at RAM back-up : 00002	R/W	
		0	Port G1 (I/O)			
V13	G1/Tout pin function selection bit	1	Tout pin (output)/p	ort G1(input)		
)/1-	Dresseler//imer 4 energian start hit	0	Prescaler stop (init	ial state) / timer 1 stop (state retained	)	
V 12	Prescaler/timer i operation start bit	1	Prescaler / timer 1	operation		
1/14	Timer 1 interrupt enable bit	0	Interrupt disabled (	SNZ1 instruction is valid)		
V I 1		1	Interrupt enabled (	SNZ1 instruction is invalid)		
		0	Interrupt disabled (	SNZ0 instruction is valid)		
VIU	V10 External interrupt enable bit		Interrupt enabled (	SNZ0 instruction is invalid)		
Key-on wakeup control register K0		at	reset : 00002	at RAM back-up : state retained	R/W	
KOa	Proscalor dividing ratio soloction hit	0	Instruction clock divided by 4			
KU3		1	Instruction clock divided by 512			
	Interrupt valid waveform for INT pin/	0	Rising waveform ("L" $\rightarrow$ "H")			
K02 key-on wakeup valid waveform selection bit (Note 2)		1	Falling waveform ("H" $\rightarrow$ "L")			
KO			Key-on wakeup not used			
1.01	Forts GI-Gs key-on wakeup control bit	1	Key-on wakeup used ("L" level recognized)			
KOo	Ports So-Sa key-on wakeup control hit	0	Key-on wakeup no	tused		
1.00		1	Key-on wakeup used ("L" level recognized)			

### Table 10 Control registers related to timer

Notes 1: "R" represents read enabled, and "W" represents write enabled.

6

2: Set a value to the bit 2 of register K0, and execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction. According to the input state of Go/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (1) Control registers related to timer

Timer control register V1

G1/TOUT pin function selection bit and prescaler/timer 1 operation start bit are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

Key-on wakeup control register K0
 Prescaler dividing ratio selection bit is assigned to register K0. Set the contents of this register through register A with the TK0A instruction. The TAK0 instruction can be used to transfer the contents of register K0 to register A.

#### (2) Precautions

Note the following for the use of timers.

Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

• Reading the count value Stop timer 1 counting and then execute the TAB1 instruction to read its data.

#### (3) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock.

Use the bit 3 of register K0 to select the prescaler dividing ratio and the bit 2 of register V1 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 2 of register V1 is cleared to "0."

#### (4) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction.

Timer 1 starts counting after the following process;

1 set data in timer 1, and

2 set the bit 2 of register V1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (autoreload function).

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Data can be read from timer 1 to registers A and B with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction. Timer 1 underflow signal divided by 2 can be output from  $G_1/T_{OUT}$  pin.

#### (5) Timer output pin (G1/TOUT)

Timer output pin (G1/Tout) has the function to output the timer 1 underflow signal divided by 2. The selection of G1/Tout pin function can be controlled with the bit 3 of register V1.

#### (6) Timer interrupt request flag (T1F)

ncer

Timer interrupt request flag is set to "1" when the timer underflows. The state of this flag can be examined with the skip instruction (SNZ1).

Use the register V1 to select an interrupt or a skip instruction. T1F flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **RESET FUNCTION**

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied;

Then when "H" level is applied to  $\overline{\text{RESET}}$  pin, software starts from address 0 in page 0.

• the value of supply voltage is the minimum value or more of the recommended operating conditions.











SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by connecting a resistor, a diode, and a capacitor to RESET pin. Connect RESET pin and the external circuit at the shortest distance.



### Fig. 22 Power-on reset circuit example

### (2) Internal state at reset

Table 11 shows port state at reset, and Figure 23 shows internal state at reset (they are retained after system is released from reset).

#### Table 11 Port state at reset

Name	Function	State
Do, D1, D2/C, D3/K	D0, D1, D2/C, D3/K	
S0-S3	S0-S3	High impedance
Go/INT, G1/TOUT	Go/INT, G1	
G2, G3	G2, G3	
F0, F1	F0, F1	

Note: Output latch is set to "1."

The contents of timers, registers, flags and RAM except shown in Figure 23 are undefined, so set the initial value to them.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Program counter (PC)	0 0 0 0 0 0 0 0 0 0 0 0
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	
External interrupt request flag (EXF0)	
Timer 1 interrupt request flag (T1F)	
Timer control register V1	
	(Interrupt disabled, prescaler/timer 1 stopped)
Key-on wakeup control register K0	
Pull-up control register PU0	
Logic operation selection register LO	
Carry flag (CY)	
Register A	
Register B	
Stack pointer (SP)	
ig. 23 Internal state at reset	

Fig. 23 Internal state at reset



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

# **RAM BACK-UP MODE**

The 4250 Group has the RAM back-up mode.

When the POF instruction is executed continuously, system enters the RAM back-up state.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 12 shows the function and states retained at RAM back-up. Figure 24 shows the state transition.

### (1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

### (2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the POF instruction continuously, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

### (3) Cold start condition

The CPU starts executing the software from address 0 in page 0 when reset pulse is input to RESET pin. In this case, the P flag is "0."

### (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode. Table 13 shows the return condition for each return source.

### Table 13 Return source and return condition

#### Return source Return condition Remarks Go/INT pin Return by an external rising edge Select the return edge (rising edge or falling edge) with the bit 2 of register input ("L" $\rightarrow$ "H") or falling edge K0 according to the external state before going into the RAM back-up input ("H" $\rightarrow$ "L"). state. The EXF0 flag is not set. Ports G1-G3 Return by an external "L" level Set the port using the key-on wakeup function selected with register K0

S0-S3 to "H" level before going into the RAM back-up state. input. Note: Go/INT pin and ports G1-G3, So-S3 share the circuit which is used to detect the edge and to recognize "L" level. The Go/INT pin cannot be set to "no key-on wakeup."



### Table 12 Eurotions and states retained at PAM back up

Table 12 Functions and states retained at them back-up			
Function	RAM back-up		
Program counter (PC), registers A, B,	×		
carry flag (CY), stack pointer (SP) (Note 2)	<b>^</b>		
Contents of RAM	0		
Port	X		
Timer control register V1	×		
Timer 1 function	×		
Pull-up control register PU0	0		
Key-on wakeup control register K0	0		
Logic operation selection register LO	×		
External interrupt request flag (EXF0)	×		
Timer 1 interrupt request flag (T1F)	×		
Interrupt enable flag (INTE)	×		

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning. 2:The stack pointer (SP) points the level of the stack register and is initialized to "3" at RAM back-up.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (5) Key-on wakeup control register K0

Key-on wakeup control register K0
The interrupt valid waveform for INT pin/key-on wakeup
valid waveform selection bit, the ports G1-G3 key-on
wakeup control bit and the ports S0-S3 key-on wakeup

control bit are assigned to the register K0. Set the contents

#### Table 14 Key-on wakeup control register

of this register through register A with the TK0A instruction. The TAK0 instruction can be used to transfer the contents of register K0 to register A.

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W	
KOa	Proceeder dividing ratio selection bit	0	Instruction clock div	Instruction clock divided by 4		
K03		1	Instruction clock div	vided by 512		
KOa	Interrupt valid waveform for INT pin/		Rising waveform ("L" $\rightarrow$ "H")			
K02	bit (Note 2)	1	Falling waveform ("H" $\rightarrow$ "L")			
KO	Ports G1-G2 kov-on wakoup control bit	0	Key-on wakeup not	t used		
K01 Forts G1–G3 key-off wakeup control bit		1	Key-on wakeup used ("L" level recognized)			
K02 Ports S2 S2 kov on wakeup control bit	0	Key-on wakeup not used				
K00 Poits S0–S3 key-on wakeup control bit		1	Key-on wakeup use	ed ("L" level recognized)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: Set a value to the bit 2 of register K0, and execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction. According to the input state of Go/INT pin, the external interrupt request flag (EXF0) may be set when the interrupt valid waveform is changed.



Fig. 24 State transition





SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

# **CLOCK CONTROL**

The clock control circuit consists of the following circuits.

- System clock generating circuit
- · Control circuit to stop the clock oscillation
- · Control circuit to return from the RAM back-up state



### Fig. 27 Clock control circuit structure

Clock signal  $f(X_{IN})$  is obtained by connecting X\_IN pin and X\_OUT pin directly, and externally connecting a resistor to X\_IN and a capacitor to X\_OUT. Connect this external circuit to pins X\_IN and X\_OUT at the shortest distance.

When an external clock signal is input, note the input waveform (refer to the list of precaution).

### **ROM ORDERING METHOD**

Please submit the information described below when ordering Mask ROM.

- (1) M34250M2-XXXFP Mask ROM Order Confirmation Form
- (2) Data to be written into mask ROM ...... EPROM (three sets containing the identical data)
- (3) Mark Specification Form ......1



Fig. 28 Resistor and capacitor external circuit



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

# LIST OF PRECAUTIONS

1 Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.01  $\mu F)$  between pins V\_DD and Vss at the shortest distance,
- equalize its wiring in width and length, and

• use the thickest wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Connect this pin to Vss through the resistor about 5 k $\Omega$  which is assigned to CNVss/VPP pin as close as possible at the shortest distance.

### 2 Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

### 3 Timer count source

Stop timer 1 counting to change its count source.

### ④ Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

### 5 Go/INT pin

When the interrupt valid waveform of the G<sub>0</sub>/INT pin is changed with the bit 2 of register K0 in software, be careful about the following notes.

 After clear the bit 0 of register V1 to "0" (Figure 29<sup>1</sup>), change the interrupt valid waveform of Go/INT pin with the bit 2 of register K0.

Set a value to bit 2 of register K0 and execute the SNZ0 instruction to clear the external interrupt request flag (EXF0) after executing at least one instruction (refer to Figure 29<sup>(2)</sup>). Depending on the input state of the Go/INT pin, the EXF0 flag may be set when the interrupt valid waveform is changed.

_	
: LA 4	; ( <b>XXX</b> 02)
TV1A	; The SNZ0 instruction is valid ①
LA 4	
TK0A	; Change of the interrupt valid waveform
NOP	
SNZ0	; The SNZ0 instruction is executed
NOP	
:	
X : thi	s bit is not related to the setting of Go/INT pin.

Fig. 29 External interrupt program example

6 Notes on unused pins

- When pins Go/INT, G1/TOUT, G2 and G3 are connected to Vss pin, turn off their pull-up transistors (register PU0="X02") and also invalidate the key-on wakeup functions of pins G1/TOUT, G2 and G3 (register K0="XX0X2") by software. When the POF instruction is executed while these pins are connected to Vss and the key-on wakeup functions are left valid, the system returns from RAM back-up state by recognizing the return condition immediately after going into the RAM back-up state. When these pins are open, turn on their pull-up transistors (register PU0="X12") by software.
- When ports S<sub>0</sub>–S<sub>3</sub> are connected to Vss pin, invalidate the key-on wakeup functions (register K0="XXX02") by software. When the POF instruction is executed while these pins are connected to Vss and the key-on wakeup functions are left valid, the system returns from RAM back-up state by recognizing the return condition immediately after going into the RAM back-up state.
- When ports D<sub>2</sub>/C and D<sub>3</sub>/K are connected to Vss pin, turn off their pull-up transistors (register PU0="0X2") by software. When these pins are open, turn on their pull-up transistors (register PU0="1X2") by software.

### (Note when connecting to Vss and VDD)

 Connect the unused pins to Vss or Vod at the shortest distance (within 20 mm) and use the thick wire against noise.

### ⑦ Multifunction

- G<sub>0</sub>/INT pin can be also used as an I/O port G<sub>0</sub> even when it is used as INT pin.
- G1/TOUT pin can be also used as input port G1 even when it is used as TOUT pin.
- D<sub>2</sub>/C pin can be also used as I/O port D<sub>2</sub> even when it is used as port C.
- D<sub>3</sub>/K pin can be also used as I/O port D<sub>3</sub> even when it is used as port K.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

meer

8 Key-on wakeup

When system returns from RAM back-up state by using the Go/INT pin, select the return edge (rising edge or falling edge) with the bit 2 of register K0 according to the external state before going into the RAM back-up state.

When system returns from RAM back-up state by using the ports  $G_1$ – $G_3$  and  $S_0$ – $S_3$ , set the port using the key-on wakeup function selected with register K0 to "H" level before going into the RAM back-up state.

G\_0/INT pin and ports G\_1–G\_3, S\_0–S\_3 share the circuit which is used to detect the edge and to recognize "L" level.

The Go/INT pin cannot be set to "no key-on wakeup."

### Internal clock input waveform

When the external clock is used, open XouT pin, and input the clock waveform into XIN pin shown below. (Refer to Figure 30) •Duty ratio = 50 %.

•"H" level input voltage=VDD (V), "L" level input voltage=Vss (V).



Fig. 30 External clock input waveform

©CR oscillation constant

Use the external 30 pF capacitor and enable to change the frequency by the external resistor.

Test the system sufficiently because the oscillation constant depends on the ROM type (mask ROM or PROM).



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	D	Port D (4 bits)
в	Register B (4 bits)	F	Port F (2 bits)
DR	Register D (3 bits)	G	Port G (4 bits)
E	Register E (8 bits)	S	Port S (4 bits)
V1	Timer control register V1 (4 bits)	к	Port K (1 bit)
ко	Key-on wakeup control register K0 (4 bits)	С	Port C (1 bit)
PU0	Pull-up control register PU0 (2 bits)		
LO	Logic operation selection register LO (2 bits)	x	Hexadecimal variable
		у	Hexadecimal variable
х	Register X (2 bits)	р	Hexadecimal variable
Y	Register Y (4 bits)	n	Hexadecimal constant which represents the
DP	Data pointer (6 bits)		immediate value
	(It consists of registers X and Y)	j	Hexadecimal constant which represents the
PC	Program counter (11 bits)		immediate value
РСн	High-order 4 bits of program counter	A3A2A1A0	Binary notation of hexadecimal variable A
PCL	Low-order 7 bits of program counter		(same for others)
SK	Stack register (11 bits X 4)		
SP	Stack pointer (2 bits)	$\leftarrow$	Direction of data movement
CY	Carry flag	$\leftrightarrow$	Data exchange between a register and memory
R1	Timer 1 reload register	?	Decision of state shown before "?"
T1	Timer 1	()	Contents of registers and memories
T1F	Timer 1 interrupt request flag	_	Negate, Flag unchanged after executing
INTE	Interrupt enable flag		instruction
EXF0	External interrupt request flag	M(DP)	RAM address pointed by the data pointer
Р	Power down flag	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
		р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
			in page p3 p2 p1 p0
		С	Hex. C + Hex. number x (also same for others)
		+	
		x	

Note : The 4250 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Grouping	Mnemonic	Function	Grouping	Mnemonic	Function
	TAB	$(A) \leftarrow (B)$		LA n	$(A) \leftarrow n$	_	SEAM	(A) = (M(DP)) ?
					n = 0 to 15	on sor		
	тва	$(B) \leftarrow (A)$				ari	SEAn	$(A) = n^{2}$
				TADD	(SD) / (SD) + 1	ber m		n = 0 to 15
5	<b>T</b> AX			таве р	$(OF) \leftarrow (OF) + 1$	ပိ°		
Jst	IAY	$(A) \leftarrow (Y)$			$(SK(SP)) \leftarrow (PC)$		_	
trai					(РСн) ← р		Ва	$(PCL) \leftarrow a_{6}-a_{0}$
er	TYA	$(Y) \leftarrow (A)$			$(PCL) \leftarrow (DR_2 - DR_0,$			
gist					A3–A0)	Ę	BL p, a	(РСн) ← р
ē	TEAB	(E7–E4) ← (B)			$(B) \leftarrow (ROM(PC))$ 7 to 4	atic		$(PCL) \leftarrow a_{6}-a_{0}$
l 5		$(E_3-E_0) \leftarrow (A)$			$(A) \leftarrow (ROM(PC))_{3 \text{ to } 0}$	Jen		
ster					$(PC) \leftarrow (SK(SP))$	d d	BAa	$(PC_1) \leftarrow (a_6 - a_4 A_3 - A_0)$
egi	TARE	$(B)$ $(E_7,E_4)$			(SP) (SP) = 1	2 🚽	Dirtu	
l x		$(D) \leftarrow (L/-L_4)$			$(SF) \leftarrow (SF) = T$	3ra	DI A	
		$(A) \leftarrow (E_3 - E_0)$					BLA p, a	(PCH) ← p
				AM	$(A) \leftarrow (A) + (M(DP))$	0%		$(PCL) \leftarrow (a6-a4, A3-A0)$
	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$				No.		
			ion	AMC	$(A) \leftarrow (A) + (M(DP))$	1	BM a	$(SP) \leftarrow (SP) + 1$
	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 3$	erat		+ (CY)			$(SK(SP)) \leftarrow (PC)$
es		$(Y) \leftarrow y, y = 0$ to 15	obe		$(CY) \leftarrow Carry$			(РСн) ← 2
SSS			tic					$(PC_1) \leftarrow a_{6-a_0}$
dre		$(\mathbf{Y}) \leftarrow (\mathbf{Y}) + 1$	ue ue	۸n	$(A) \leftarrow (A) + p$	_		
ad		(1)	ith		$(\Lambda) \leftarrow (\Lambda) + \Pi$	tion		
MA			Ar		n = 0 10 15	erat	вмср, а	$(SP) \leftarrow (SP) + 1$
2	DEY	$(Y) \leftarrow (Y) - 1$				do		$(SK(SP)) \leftarrow (PC)$
				SC	(CY) ← 1	e		(РСн) ← р
	TAM j	$(A) \leftarrow (M(DP))$				rti		$(PCL) \leftarrow a6-a0$
		$(X) \leftarrow (X) EXOR(j)$		RC	$(CY) \leftarrow 0$	pro		
		j = 0 to 3		CP -		l Su	BMLA p,	$(SP) \leftarrow (SP) + 1$
		·		SZC	(CY) = 0?		a	$(SK(SP)) \leftarrow (PC)$
	XAMi	$(A) \leftarrow \rightarrow (M(DP))$						(PC <sub>H</sub> ) ← p
	, ,	$(X) \leftarrow (X) \in XOR(i)$		CMA	$(\Delta) \leftarrow (\overline{\Delta})$			$(\mathbf{PC}_1) \leftarrow (\mathbf{a}_{-\mathbf{a}_1} \land \mathbf{a}_{-\mathbf{a}_2})$
				CIVIA	(,,) (, (,))			$(1 \text{ CL}) \leftarrow (a_0 - a_4, A_3 - A_0)$
<u> </u>		J = 0.10.3						
sfe				RAR	$\rightarrow$ CY $\rightarrow$ A3A2A1A0		RII	$(PC) \leftarrow (SK(SP))$
ran	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$						(SP) ← (SP) – 1
ert		$(X) \leftarrow (X) EXOR(j)$		LGOP	Logic operation			
list		j = 0 to 3			instruction		RT	$(PC) \gets (SK(SP))$
LeC		$(Y) \leftarrow (Y) - 1$			XOR, OR, AND	_		$(SP) \leftarrow (SP) - 1$
<u>е</u>						tio		
AM	XAMLi	$(A) \leftarrow \rightarrow (M(DP))$		SB i	$(Mi(DP)) \leftarrow 1$	era	RTS	$(PC) \leftarrow (SK(SP))$
2	, u un j	$(X) \leftarrow (X) \in X \cap R(i)$		02)	i = 0 to 3	do		$(SP) \leftarrow (SP) = 1$
		$(X) \leftarrow (X) \perp XO(())$			] = 0 10 5	Ę		$(01) \leftarrow (01) - 1$
		J = 0  to  3	tior			Ketu		
		$(Y) \leftarrow (Y) + 1$	era	RBj	$(MJ(DP)) \leftarrow 0$			
			do		j = 0 to 3			
			Bit					
				SZB j	(Mj(DP)) = 0 ?			
					j = 0 to 3			
					-			



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

# LIST OF INSTRUCTION FUNCTION (CONTINUED)

Grouping	Mnemonic	Function	Grouping	Mnemonic	Function	Grouping	Mnemonic	Function
	DI	INTE← 0		CLD	(D) ← 1		NOP	$(PC) \leftarrow (PC) + 1$
ion	EI	$INTE \leftarrow 1$		RD	$(D(Y)) \leftarrow 0$		POF	RAM back-up
erat					(Y) = 0  to  3			•
do	SNZ0	(EXE0) = 1.2					SN7P	(P) = 1.2
Þ	ONEO	After skipping the next		90	(D(X)) ← 1			$(\cdot) = \cdot \cdot$
err		instruction		50	$(D(1)) \leftarrow 1$	۲		
<u> </u>					(1) = 0.003	atio	ILOA	$(LO) \leftarrow (A1, A0)$
		$(\Box \land F \cup) \leftarrow U$		070		)era	-	
	<b>T</b> 1 D (			SZD	(D(Y)) = 0?	d d	IV1A	$(V1) \leftarrow (A)$
	TAB1	$(B) \leftarrow (I 17 - I 14)$			(Y) = 0 to 3	the		
ion		$(A) \leftarrow (I 1 3 - I 1 0)$				Ó	TAV1	(A) ← (V1)
erat			c	SCP	(C) ← 1			
bqe	T1AB	(R17−R14) ← (B)	atio				TK0A	$(K0) \leftarrow (A)$
ler		(T17−T14) ← (B)	era	RCP	$(C) \leftarrow 0$			
l F		(R13–R1₀) ← (A)	b			$\sim$	TAK0	$(A) \leftarrow (K0)$
·		$(T13-T10) \leftarrow (A)$	put	SNZCP	(C) = 1?			
			Out				TPU0A	(PU0) ← (A)
	SNZ1	(T1F) = 1 ?	nt/	OFA	$(F) \leftarrow (A_1, A_0)$			
		After skipping the next	dul					
		instruction		IAF	$(A_1, A_0) \leftarrow (F)$			
		$(T1F) \leftarrow 0$			$(A_2, A_2) \leftarrow (0)$			
		(111) ( 0			(713, 712) ( (0)			
				004				
				UGA	$(G) \leftarrow (A)$			
			6	IAG	$(A) \leftarrow (G)$			
				OSA	$(S) \leftarrow (A)$			
				IAS	$(A) \gets (S)$			
				OKA	$(K) \gets (A_0)$			
				IAK	$(A_0) \leftarrow (K),$			
					$(A_3, A_2, A_1) \leftarrow (0)$			
					(,,, (.)			



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

						_				_				_					
	D8–D4	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000 10111	11000 11111
D3- D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10 to 17	18 to 1F
0000	0	NOP	BLA	SZB 0	BL	_	BMLA	XAM 0	BML	OGA	TABP 0	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	BM	В
0001	1	BA	CLD	SZB 1	BL	LGOP	_	XAM 1	BML	ОКА	TABP 1	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	BM	В
0010	2		_	SZB 2	BL	_	_	XAM 2	BML	SCP	TABP 2	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	BM	В
0011	3	SNZP	INY	SZB 3	BL	_	_	XAM 3	BML	RCP	TABP 3	А З	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	BM	В
0100	4	DI	RD	SZD	BL	RT	_	TAM 0	BML	OFA	TABP 4	A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	BM	В
0101	5	EI	SD	SEAn	BL	RTS	IAS	TAM 1	BML	T1AB	TABP 5	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	BM	В
0110	6	RC	_	SEAM	BL	RTI	IAF	TAM 2	BML	TV1A	TABP 6	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	вм	В
0111	7	SC	DEY	-	BL	_	IAK	TAM 3	BML	ТКОА	TABP 7	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	BM	В
1000	8	_	_	IAG	BL	_	TLOA	XAMI 0	BML	TAV1	TABP 8	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	BM	В
1001	9	_	_	TDA	BL	_	_	XAMI 1	BML	TAKO	TABP 9	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	BM	В
1010	A	AM	TEAB	TABE	BL	_	_	XAMI 2	BML	TAB1	TABP 10	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	BM	В
1011	В	AMC	OSA	_	BL	_	-	XAMI 3	BML	TPU0A	TABP 11	A 11	LA 11	LXY 0,11	LXY 1,11	LXY 2,11	LXY 3,11	BM	В
1100	с	TYA	СМА	_	BL	RB 0	SB 0	XAMD 0	BML	SNZ1	TABP 12	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	BM	в
1101	D	POF	RAR	-	BL	RB 1	SB 1	XAMD 1	BML	SNZCF	TABP 13	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	BM	В
1110	E	TBA	ТАВ	_	BL	RB 2	SB 2	XAMD 2	BML	_	TABP 14	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	BM	В
1111	F		TAY	SZC	BL	RB 3	SB 3	XAMD 3	BML	SNZ0	TABP 15	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3.15	вм	в

# INSTRUCTION CODE TABLE

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D8–D4 show the high-order 5 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown.

The codes for the second word of a two-word instruction are described below.

	Т	he secon	d word
BL	1	1 a a a	aaaa
BML	1	0 a a a	aaaa
BA	1	1 a a a	aaaa
BLA	1	1 a a a	рррр
BMLA	1	0 a a a	рррр
SEA	0	1011	nnnn
SZD	0	0010	1011

Do not use the code marked "--."



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						lı	nstru	ictio	n co	de				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5 D4 D3 D2 D1 D0 Hexadecim notation		cimal on	Numb	Numb	Function						
	ТАВ	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
ifer	ТВА	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)
r trans	TAY	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
registe	ТҮА	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
ster to	TEAB	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$(E7-E4) \leftarrow (B) \ (E3-E0) \leftarrow (A)$
Regi	TABE	0	0	0	1	0	1	0	1	0	0	2	A	1	1	$(B) \leftarrow (E_7 - E_4) \ (A) \leftarrow (E_3 - E_0)$
	TDA	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$
	LXY x, y	0	1	1	<b>X</b> 1	<b>X</b> 0	уз	<b>y</b> 2	<b>y</b> 1	<b>y</b> 0	0	С	у	1	1	$(X) \leftarrow x, x = 0 \text{ to } 3$
												+x			P	$(Y) \leftarrow y, y = 0 \text{ to } 15$
esses												C				
/ addr	INY	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
RAN									-							
- (	DEY	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$

2

### MACHINE INSTRUCTIONS



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of registers A and B to register E.
-	-	Transfers the contents of register E to registers A and B.
-	-	Transfers the contents of register A to register D.
Continuous	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register
description		Υ.
		When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed
		and other LXY instructions coded continuously are skipped.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.

2



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						lı	nstru	uctio	n co	de				er of Is	er of	Function		
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hex no	adeo tatio	imal on	Numbe word	Numbe cycle			
	TAM j	0	0	1	1	0	0	1	j1	jo	0	6	4 +j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X) \; EXOR(j) \\ j = 0 \; to \; 3 \end{array}$		
er transfer	XAM j	0	0	1	1	0	0	0	j1	jo	0	6	j	1	1	$(A) \leftarrow \rightarrow (M(DP))$ (X) $\leftarrow$ (X) EXOR(j) j = 0 to 3		
RAM to regist	XAMD j	0	0	1	1	0	1	1	j1	jo	0	6	C +j	1	1	$(A) \leftarrow \rightarrow (M(DP))$ (X) $\leftarrow$ (X) EXOR(j) j = 0 to 3 (Y) $\leftarrow$ (Y) - 1		
	XAMI j	0	0	1	1	0	1	0	j1	jo	0	6	8 +j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP))\\ (X) \leftarrow (X) EXOR(j)\\ j=0 \text{ to } 3\\ (Y) \leftarrow (Y) + 1 \end{array}$		

# **MACHINE INSTRUCTIONS (CONTINUED)**



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Skip condition	Carry flag CY	Detailed description
_	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
_	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped.
	1	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

N	1	· · ·																
Parameter						lı	nstru	JCtio	n co	ode				er of ds	er of es			
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hex no	adeo otati	cimal on	Numb wor	Numb cycl	Function		
	LA n	0	1	0	1	1	ŊЗ	N2	N1	no	0	В	n	1	1	$ (A) \leftarrow n  n = 0 \text{ to } 15 $		
	TABP p	0	1	0	0	1	рз	p2	p1	po	0	9	р	1	3	$\begin{array}{l} (SK(SP)) \leftarrow (PC) \\ (SP) \leftarrow (SP) + 1 \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0) \\ (B) \leftarrow (ROM(PC))_7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))_3 \text{ to } 0 \\ (SP) \leftarrow (SP) - 1 \\ (PC) \leftarrow (SK(SP)) \\ (Note) \end{array}$		
ation	АМ	0	0	0	0	0	1	0	1	0	0	0	A	1	1	$(A) \leftarrow (A) + (M(DP))$		
netic oper	AMC	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP))+ (CY)$ $(CY) \leftarrow Carry$		
Arithr	A n	0	1	0	1	0	n3	N2	N1	no	0	A	n	1	1	$(A) \leftarrow (A) + n$ n = 0 to 15		
	sc	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1		
	RC	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$		
	SZC	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?		
	СМА	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(\overline{A}) \leftarrow (\overline{A})$		
	RAR	0	0	0	0	1	1	1	0	1	0	1	D	1	1			
	LGOP	0	1	0	0	0	0	0	0	1	0	4	1	1	1	Logic operation instruction XOR, OR, AND		

### **MACHINE INSTRUCTIONS (CONTINUED)**

Note : p is 0 to 15 for M34250E2, and p is 0 to 15 for M34250M2.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Skip condition	Carry flag CY	Detailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	-	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR <sub>2</sub> DR <sub>1</sub> DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) specified by registers A and D in page p. When this instruction is executed, 1 stage of stack register is used.
		, ced
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	_	Execute the logic operation selected by logic operation selection register LO between the contents of register A and port S, and stores the result in register A.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter	r					h	nstru	uctio	n co	ode				er of ds	er of es	
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hex no	adeo otati	cimal on	Numbe	Numbe	Function
	SB j	0	0	1	0	1	1	1	j1	jo	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	1	0	0	1	1	j1	jo	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0  to  3
	SZB j	0	0	0	1	0	0	0	j1	jo	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n ? n = 0 to 15
		0	1	0	1	1	nз	n2	N1	<b>n</b> 0	0	В	n		~	
	Ва	1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0	1	8	а	1	1	(PCL) ← a6-a0
	BL p, a	0	0	0	1	1	рз	p2	p1	po	0	+a 3	р	2	2	(РСн) ← р (РС∟) ← а6–ао
eration		1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	a3	<b>a</b> 2	aı	ao	1	8 +a	а			(Note)
do hor	BA a	0	0	0	0	0	0	0	0	1	0	0	1	2	2	(PCL) ← (a <sub>6</sub> –a₄, A <sub>3</sub> –A₀)
Bran		1	1	<b>a</b> 6	<b>a</b> 5	a4	аз	<b>a</b> 2	aı	<b>a</b> 0	1	8 +a	а			
	BLA p, a	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(РСн) ← р
		1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	рз	p2	p1	<b>p</b> o	1	8 +a	р			(PCL) ← (a6–a4, A3–A0) (Note)

Note : p is 0 to 15 for M34250E2, and p is 0 to 15 for M34250M2.



### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Skip condition	Carry flag CY	Detailed description
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n n = 0 to 15	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
-	-	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
_	_	Branch within a page : Branches to address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low- order 4 bits of the address a with register A in the identical page.
-	-	Branch out of a page : Branches to address (a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) determined by replacing the low- order 4 bits of the address a with register A in page p.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

# **MACHINE INSTRUCTIONS (CONTINUED)**

Parameter						I	nstru	uctio	n co	de				er of ds	er of es		
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hex nc	adeo tati	cimal on	Numbe word	Numbe cycle	Function	
	BM a	1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0	1	а	а	1	1	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a_6-a_0$	
Ibroutine operation	BML p, a	0	0	1	1	1	рз	p2	p1	po	0	7	р	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p$	
		1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0	1	а	а			$(PCL) \leftarrow a_{6}-a_{0}$ (Note)	
Sub	BMLA p, a	0	0	1	0	1	0	0	0	0	0	5	0	2	2	(SK(SP)) ← (PC) (SP) ← (SP) + 1	
		1	0	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	рз	p2	p1	<b>p</b> o	1	а	p	4	S	$(PCH) \leftarrow p$ $(PCL) \leftarrow (a_6-a_4, A_3-A_0)$ (Note)	
ion	RTI	0	0	1	0	0	0	1	1	0	0	4	6	1	1	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	
turn operat	RT	0	0	1	0	0	0	1	0	0	0	4	4	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	
Re	RTS	0	0	1	0	0	0	1	0	1	0	4	5	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	
L L	DI	0	0	0	0	0	0	1	0	0	0	0	4	1	1	$(INTE) \leftarrow 0$	
peration	EI	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1	
Interrupt of	SNZ0	0	1	0	0	0	1	1	1	1	0	8	F	1	1	(EXF0) = 1? After skipping the next instruction $(EXF0) \leftarrow 0$	

Note : p is 0 to 15 for M34250E2, and p is 0 to 15 for M34250M2.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Skip condition	Carry flag CY	Detailed description
_	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	-	Call the subroutine : Calls the subroutine at address a in page p.
		6
-	-	Call the subroutine : Calls the subroutine at address (a6 a5 a4 A3 A2 A1 A0) determined by replacing the low-order 4 bits of address a with register A in page p
		<u> </u>
-	-	Returns from interrupt service routine to main routine.
		Returns each value of data pointer (X, Y), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction to the states just before interrupt.
_	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
-	-	Clears (0) to the interrupt enable flag INTE, and disables the interrupt.
-	-	Sets (1) to the interrupt enable flag INTE, and enables the interrupt.
(EXF0) = 1	-	Skips the next instruction when the contents of EXF0 flag is "1."
		After skipping, clears the EXF0 flag.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						Ir	nstru	ictio	n co	de				er of Is	er of		
Type of instructions	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hex nc	ade otat	cimal ion	Numbe word	Numbe cycle	Function	
	TAB1	0	1	0	0	0	1	0	1	0	0	8	A	1	1	$(B) \leftarrow (T17 - T14)$	
	TIAD		1	0	0	0	0	1	0	1		•	F	1	1	$(\mathbf{P}_{1}^{-}, \mathbf{P}_{1}^{+}) \leftarrow (\mathbf{P}_{1}^{+})$	
ion	IIAB		I	0	0	0	0	I	0	I	0	8	5			$(R   7 - R   4) \leftarrow (B)$	
erat																$(R1_3 - R1_0) \leftarrow (A)$	
r op																$(T13-T10) \leftarrow (A)$	
Time	SNZ1	0	1	0	0	0	1	1	0	0	0	8	С	1	1	(T1F) = 1 ?	
			After skipping the next instruction $(T1F) \leftarrow 0$		$(T1F) \leftarrow 0$												
	CLD	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1	
			•	•	0		0		•	•							
UO	RD	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$	
erati															J.	(1) = 0.003	
do t	SD	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$	
Itput													1			(Y) = 0  to  3	
t/OL											2						
ndu	SZD	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0?	
-		0	0	0	1	0	1	0	1	1	0	2	в			(Y) = 0 to 3	
			U	U	'	U	<u>.</u>	0				2	J				

# **MACHINE INSTRUCTIONS (CONTINUED)**

,O



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of timer 1 to registers A and B.
-	-	Transfers the contents of registers A and B to timer 1 and timer 1 reload register.
(T1F) = 1	_	Skips the next instruction when the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
-	-	Sets (1) to port D (high-impedance state).
-	-	Clears (0) to a bit of port D specified by register Y.
_	-	Sets (1) to a bit of port D specified by register Y (high-impedance state).
(D(Y)) = 0 (Y) = 0 to 3	-	Skips the next instruction when a bit of port D specified by register Y is "0."
		LOV LOV



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

# **MACHINE INSTRUCTIONS (CONTINUED)**

Parameter	r	Ins					nstru	ictio	n co	de				er of ds	er of es		
Type of	Mnemonic	D8	D7	D6	D5	D4	Dз	D2	D1	Do	Hex no	kade otat	cimal ion	Numbe	Numbe	Function	
	OFA	0	1	0	0	0	0	1	0	0	0	8	4	1	1	$(F) \leftarrow (A_1, A_0)$	
	IAF	0	0	1	0	1	0	1	1	0	0	5	6	1	1	(A1, A0) ← (F), (A3, A2) ← 0	
	OGA	0	1	0	0	0	0	0	0	0	0	8	0	1	1	$(G) \leftarrow (A)$	
	IAG	0	0	0	1	0	1	0	0	0	0	2	8	1	1	$(A) \leftarrow (G)$	
ration	OSA	0	0	0	0	1	1	0	1	1	0	1	В	1	1	(S) ← (A)	
out ope	IAS	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (S)$	
ut/Outp	ОКА	0	1	0	0	0	0	0	0	1	0	8	1	1	1	$(K) \leftarrow (Ao)$	
dul	IAK	0	0	1	0	1	0	1	1	1	0	5	7	1	1	(A₀) ← (K), (A₃–A1) ← 0	
	SCP	0	1	0	0	0	0	0	1	0	0	8	2	1	1	(C) ← 1	
	RCP	0	1	0	0	0	0	0	1	1	0	8	3	1	1	$(C) \leftarrow 0$	
	SNZCP	0	1	0	0	0	1	1	0	1	0	8	D	1	1	(C) = 1 ?	
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$	
	POF	0	0	0	0	0	1	1	0	1	0	0	D	1	1	RAM back-up	
	SNZP	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?	
eration	TLOA	0	0	1	0	1	1	0	0	0	0	5	8	1	1	(LO) ← (A1, A₀)	
her op	TV1A	0	1	0	0	0	0	1	1	0	0	8	6	1	1	(V1) ← (A)	
ō	TAV1	0	1	0	0	0	1	0	0	0	0	8	8	1	1	(A) ← (V1)	
	ткоа	0	1	0	0	0	0	1	1	1	0	8	7	1	1	(K0) ← (A)	
	ТАК0	0	1	0	0	0	1	0	0	1	0	8	9	1	1	(A) ← (K0)	
	TPU0A	0	1	0	0	0	1	0	1	1	0	8	В	1	1	(PU0) ← (A)	



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Skip condition	Carry flag CY	Detailed description
-	-	Outputs the contents of register A to port F.
-	-	Transfers the contents of port F to register A.
-	-	Outputs the contents of register A to port G.
-	-	Transfers the contents of port G to register A.
-	-	Outputs the contents of register A to port S.
-	-	Transfers the contents of port S to register A.
-	-	Outputs the contents of register A to port K.
-	-	Transfers the contents of port K to register A.
-	-	Sets (1) to port C.
-	-	Clears (0) to port C.
(C) = 1	-	Skips the next instruction when the contents of port C is "1."
_	-	No operation
-	-	Puts the system in RAM back-up state.
(P) = 1	-	Skips the next instruction when P flag is "1." After skipping, P flag remains unchanged.
-	-	Transfers the contents of register A to the logic operation selection register LO.
_	-	Transfers the contents of register A to register V1.
-	-	Transfers the contents of register V1 to register A.
_	-	Transfers the contents of register A to register K0.
-	-	Transfers the contents of register K0 to register A.
-	_	Transfers the contents of register A to register PU0.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	Timer control register V1		at	reset : 00002	at RAM back-up : 00002	R/W				
\/4 -	C. Tour pin function coloction hit	(	0	Port G1 (I/O)						
V13	G1/1001 pin function selection bit		1	Tout pin (output) /	port G1(input)					
1/4 -	Draceolar/timer 1 energian start hit	(	0	Prescaler stop (init	ial state) / timer 1 stop (state retain	ed)				
V12	Prescaler/limer T operation start bit		1	Prescaler/timer 1 o	peration					
	Timer 4 interrupt on able bit		0	Interrupt disabled (	SNZ1 instruction is valid)					
VI1	Timer Timerrupt enable bit		1							
14		(	0 Interrupt disabled (SNZ0 instruction is valid)							
V10	External interrupt enable bit		1	Interrupt enabled (	SNZ0 instruction is invalid)					
k	Key-on wakeup control register K0		at	reset : 00002	at RAM back-up : state retaine	d R/W				
KOa	Proceeder dividing ratio coloction hit	(	0	Instruction clock di	vided by 4					
KU3			1	Instruction clock di	vided by 512					
	Interrupt valid waveform for INT pin/	(	0	Rising waveform ("	$L^{"} \rightarrow "H")$					
KO	Interrupt valid waveform for int pin/									
K02	hit (Noto 2)		1	Falling waveform (	$H" \rightarrow L"$					
K01	Ports G1-G2 key-on wakeun control bit		0 Key-on wakeup not used							
		·	1	Key-on wakeup us	ed ("L" level recognized)					
K00	Ports So-S3 key-on wakeup control bit		0	Key-on wakeup no	t used					
1.00		·	1	Key-on wakeup used ("L" level recognized)						
	Pull-up control register PU0		а	t reset : 002	at RAM back-up : state retained	w				
	Ports C and K	(	C	Pull-up transistor C	DFF					
FUUT	pull-up transistor control bit		1	Pull-up transistor C	DN					
	Ports G0–G3		0	Pull-up transistor C	DFF					
F 000	pull-up transistor control bit		1	Pull-up transistor C	DN					
Lc	ogic operation selection register LO		a	t reset : 002	at RAM back-up : 002	w				
					Functions					
LO1		0	0	XOR operation						
	Logic operation function selection bits	0	1 OR operation							
LO <sub>0</sub>			0 AND operation							
		1	1	Not available						

### **CONTROL REGISTERS**

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: Set a value to the bit 2 of register K0, and execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction. According to the input state of Go/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 7.0	V
Vi	Input voltage XIN, G0–G3, D2/C, D3/K		-0.3 to VDD+0.3	V
Vi	Input voltage F0, F1, S0-S3, D0, D1, RESET		-0.3 to 8.0	V
Vo	Output voltage Xout		-0.3 to VDD+0.3	V
Vo	Output voltage F0, F1, S0-S3, D0, D1	Output transistors	-0.3 to 8.0	V
Vo	Output voltage Go–G3, D2/C, D3/K	in cut-off state	-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C

### **RECOMMENDED OPERATING CONDITIONS**

(Ta = –20 °C to 85 °C, Vdd = 2.2 V to 5.5 V, unless otherwise noted)

Symbol	Description	Oanditiana		Limits		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vdd	Supply voltage	$0.4 \text{ MHz} \le f(X_{IN}) \le 4.4 \text{ MHz}$	4.5	5.0	5.5	V
		$0.4 \text{ MHz} \le f(X_{IN}) \le 1.1 \text{ MHz}$	2.2		5.5	V
Vram	RAM back-up voltage (at RAM back-up mode)		2.0		5.5	V
Vss	Supply voltage			0		V
Viн	"H" level input voltage F0, F1, D0, D1		0.7Vdd		7	V
Viн	"H" level input voltage G0–G3, D2, D3		0.7Vdd		Vdd	V
Viн	"H" level input voltage INT		0.85Vdd		Vdd	V
Viн	"H" level input voltage C, K	VDD = 4.5 V to 5.5 V	0.5Vdd		Vdd	V
		VDD = 2.2 V to 5.5 V	0.7Vdd		Vdd	V
Viн	"H" level input voltage S0-S3	VDD = 4.5 V to 5.5 V	0.4Vdd		7	V
		VDD = 2.2 V to 5.5 V	0.6Vdd		7	V
Viн	"H" level input voltage RESET		0.85Vdd		7	V
Vil	"L" level input voltage C, K		0		0.16Vdd	V
VIL	"L" level input voltage So-S3		0		0.2Vdd	V
VIL	"L" level input voltage Fo, F1, G0-G3, D0-D3		0		0.3Vdd	V
VIL	"L" level input voltage INT		0		0.15Vdd	V
Vil	"L" level input voltage RESET		0		0.1Vdd	V
loL(peak)	"L" level peak output current				24	mA
	F0, F1, S0–S3, D0, D1, D2/C, D3/K					
loL(peak)	"L" level peak output current G0, G1/TOUT, G2, G3				10	mA
lo∟(avg)	"L" level average output current	(Note 1)			12	mA
	F0, F1, S0–S3, D0, D1, D2/C, D3/K					
lo∟(avg)	"L" level average output current G0, G1/TOUT, G2, G3	(Note 1)			5	mA
f(Xin)	System clock frequency (Note 2)	VDD = 4.5 V to 5.5 V	0.4	4.0	4.4	MHz
		VDD = 2.2 V to 5.5 V	0.4	1.0	1.1	
$\Delta f(XIN)$	Frequency error (errors of external capacitor and resistor	Vdd = 5 V ±10 %			±17	%
	not included)	Ta = 25 °C [reference]				
	Note: Use the 30 pF capacitor externally and enable the	(–20 °C to 85 °C)				
	change of frequency by external resistor.	Vdd = 3 V ±10 %			±17	
		Ta = 25 °C [reference]				
		(–20 °C to 85 °C)				

Notes 1: Keep the total currents of IoL(avg) for ports S0–S3, D0, D1, D2/C, D3/K to 50 mA or less.

Keep the total currents of IoL(avg) for ports F0, F1, G0, G2, G3 and G1/TOUT pin to 30 mA or less.

2: The system clock frequency is affected by the external capacitor, resistor and LSI. Accordingly, set the constants so as not to exceed the frequency limits.

Be careful about the input waveform when using the external clock. Refer to the notes on use.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **ELECTRICAL CHARACTERISTICS**

(Ta = -20 °C to 85 °C, V<sub>DD</sub> = 2.2 V to 5.5 V, unless otherwise noted)

Symbol		Doromotor	Tor	at conditions		Unit		
Symbol		Parameter	Tes		Min.	Тур.	Max.	
Vol	"L" level output	voltage	Vdd = 5 V	IoL = 12 mA			2	V
	F0, F1, S0–S3, C	00, D1, D2/C, D3/K	Vdd = 3 V	lo∟ = 6 mA			0.9	V
Vol	"L" level output	voltage	Vdd = 5 V	lo∟ = 5 mA			2	V
	G0, G1/TOUT, G2	2, G3	VDD = 3 V	IoL = 2 mA			0.9	V
Ін	"H" level input c	urrent	Vi = 7 V				1	μA
	F0, F1, S0–S3, C	00, D1, RESET						
Ін	"H" level input c	urrent	Vi = Vdd				1	μA
	G0/INT, G1, G2,	G3, D2/C, D3/K						
lı∟	"L" level input c	urrent	$V_I = 0 V (Nc)$	ote)			-1	μΑ
	F0, F1, S0–S3, C	00, D1, D2/C, D3/K,						
	G0/INT, G1, G2,	G <sub>3</sub> , RESET						
Іоzн	Output current a	at off-state	Vo = 7 V		20		1	μΑ
	F0, F1, S0–S3, C	00, D1			See.			
Іоzн	Output current a	at off-state	Vo = Vdd				1	μΑ
	G0, G1/TOUT, G2	2, G3, D2/C, D3/K						
ldd	Supply current	at active mode	VDD = 5 V	$f(X_{IN}) = 4.0 \text{ MHz}$		1.5	5	mA
			Vdd = 3 V	$f(X_{IN}) = 1.0 \text{ MHz}$		0.3	1	mA
		at RAM back-up mode	Ta = 25 °C			0.1	1	μA
			Vdd = 5 V				10	μA
			VDD = 3 V				6	μΑ
Rpu	Pull-up transiste	or	VDD = 5 V, V	/ı = 0 V	5	11	25	kΩ
	G0/INT, G1, G2,	G3, D2/C, D3/K						
Vt+ – Vt-	Hysteresis INT					0.3		V
Vt+ – Vt–	Hysteresis So-S	G3	VDD = 5 V		0.1			V
Vt+ – Vt–	Hysteresis RES	ET	Vdd = 5 V			1.8		V
			VDD = 3 V			0.7		V

Note: In this case, the pull-up transistors for Go/INT pin and ports G1, G2, G3, D2/C and D3/K are not selected.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

	Mi	Mi+1								
Parameter	State Pin name	T4	T1	T <sub>2</sub>	Тз	T4				
Clock	Xin									
Ports D, C, K output	D0,D1 D2/C,D3/K					X				
Ports D, C, K input	D0,D1 D2/C,D3/K				X					
Ports F, G, S output	F0,F1 G0/INT,G1/T0UT G2, G3 S0—S3					×				
Ports F, G, S input	F₀,F1 G₀/INT,G1/To∪⊤			Ċ						
	G2, G3 S0–S3			20						
Interrupt input	Go/INT									

## **BASIC TIMING DIAGRAM**



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **BUILT-IN PROM VERSION**

In addition to the mask ROM versions, the 4250 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

### Table 15 Product of built-in PROM version

Table 15 shows the product of built-in PROM version. Figure 31 and 32 show the pin configurations of built-in PROM versions. The One Time PROM version has pin-compatibility with the mask ROM version.

Table 15 Product of built-in PROM version								
Product	PROM size	RAM size	Packago					
	(X 9 bits)	(X 4 bits)	Fackage	Ком туре				
M34250E2-XXXFP *	2048 words	64 words	20P2N-A	One Time PROM [shipped after writing] (shipped after writing and test in factory)				
M34250E2FP*				One Time PROM [shipped in blank]				
				•				

\*: Under development



Fig. 31 Pin configuration of built-in PROM version



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER



Fig. 32 Pin configuration of built-in PROM version (continued)



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (1) PROM mode

The 4250 Group has a function to serially input/output the command codes, addresses, and data required for operation (e.g. read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), and PGM to "H" after connecting wires as shown in Figure 32 and powering on the VDD pin, and then applying 12 V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used.

Clock-synchronous serial I/O is used, beginning from the LSB (LSB first). Use the special-purpose serial programmer when performing serial read/program.

Refer to the Mitsubishi Data Book "DEVELOPMENT SUPPORT TOOLS FOR MICROCOMPUTERS" about the serial programmer (serial programmer and control software, etc.) for the Mitsubishi single-chip microcomputers.

#### (2) Notes on handling

- ① A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ② For the One Time PROM version shipped in blank, Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 33 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped)



Fig. 33 Flow of writing and test of the product shipped in blank



**MITSUBISHI MICROCOMPUTERS** 

# 4250 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER



# RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

#### Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials -

- .
- Notes regarding these materials
   Notes regarding the second these mate
- Product distribution for the latest product information before purchasing a product listed herein. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Apy diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

© 1997 MITSUBISHI ELECTRIC CORP. KI-9711 Printed in Japan (ROD) III New publication, effective Nov. 1997. Specifications subject to change without notice.



# **REVISION DESCRIPTION LIST**

# 4250 GROUP DATA SHEET

Rev.	Revision Description	Rev.
NO.		date
1.0	First Edition	971130
	EOL announced	